.. |
acpi
|
nb/intel/sandybridge,haswell: Use chromeos_reserve_ram_oops()
|
2021-02-16 09:37:47 +00:00 |
registers
|
nb/intel/{haswell,sandybridge}/*/mchbar.h: Fix typo in comment
|
2021-02-11 10:18:54 +00:00 |
acpi.c
|
nb/intel/haswell: Create RMRR for iGPU
|
2021-02-01 08:50:08 +00:00 |
bootblock.c
|
nb/intel/x/bootblock.c Revert include <arch/pci_io_cfg.h>
|
2021-02-04 10:21:06 +00:00 |
chip.h
|
nb/intel/hsw,soc/intel/{bdw,skl,apl},mb/*: unify dt panel settings
|
2021-01-01 21:12:12 +00:00 |
early_init.c
|
nb/intel/haswell: Use common {DMI,EP,MCH}BAR accessors
|
2021-02-12 07:52:25 +00:00 |
finalize.c
|
{cpu,nb}/intel/haswell: Drop unnecessary UL suffix
|
2020-10-31 10:08:59 +00:00 |
gma.c
|
nb/intel: Remove unused <string.h>
|
2021-02-16 17:18:22 +00:00 |
haswell.h
|
nb/intel/haswell: Use common {DMI,EP,MCH}BAR accessors
|
2021-02-12 07:52:25 +00:00 |
Kconfig
|
vc/google/chromeos: Always use CHROMEOS_RAMOOPS_DYNAMIC
|
2021-02-16 09:39:04 +00:00 |
Makefile.inc
|
haswell: relocate romstage_common to northbridge
|
2020-07-08 22:16:58 +00:00 |
memmap.c
|
nb/intel/haswell: Calculate TSEG limit from registers
|
2021-02-01 08:50:24 +00:00 |
memmap.h
|
nb/intel/haswell: Use common {DMI,EP,MCH}BAR accessors
|
2021-02-12 07:52:25 +00:00 |
minihd.c
|
nb/intel/haswell: Add Crystal Well PCI IDs
|
2020-08-03 05:16:41 +00:00 |
northbridge.c
|
nb/intel/haswell: Drop incorrect MMIO_PAVP_MSG write
|
2021-02-18 10:10:54 +00:00 |
pcie.c
|
nb/intel/haswell: Add Crystal Well PCI IDs
|
2020-08-03 05:16:41 +00:00 |
pei_data.h
|
nb/intel/haswell/pei_data.h: Define SPD_LEN
|
2021-02-12 19:49:16 +00:00 |
raminit.c
|
nb/intel: Add missing <types.h>
|
2021-02-16 20:56:56 +00:00 |
raminit.h
|
nb/intel/haswell: Drop unused function declaration
|
2021-02-12 19:48:52 +00:00 |
report_platform.c
|
src/northbridge: Drop unneeded empty lines
|
2020-09-21 16:32:10 +00:00 |
romstage.c
|
nb/intel/haswell: Use cbmem_recovery()
|
2021-02-23 02:35:34 +00:00 |