GNUBoot/coreboot-kgpe-d16
2
0
Fork 0
Code Issues Pull requests Projects Releases Packages Wiki Activity
373 commits 1 branch 29 tags 216 MiB
Commit graph

269 commits

Author SHA1 Message Date
Greg Watson
2e90c1daa0 no hardcoded addresses! 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@1196 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2003-10-05 05:16:19 +00:00
Greg Watson
5b3b9aa5de standard functions 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@1195 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2003-10-05 05:15:48 +00:00
Greg Watson
b6a259b0d2 no need for assembly 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@1194 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2003-10-05 05:15:10 +00:00
Greg Watson
e046fbbb2c new cpu types 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@1193 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2003-10-05 05:14:42 +00:00
Greg Watson
be956f096f size memory 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@1192 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2003-10-05 05:13:12 +00:00
Greg Watson
ccf4d34bb7 use standard name 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@1191 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2003-10-05 05:12:56 +00:00
Greg Watson
95ae7c1e5c pci.S moved into arch/ppc/lib/pci_ops.c 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@1190 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2003-10-05 05:11:52 +00:00
Greg Watson
be84533ed6 getting options right 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@1189 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2003-10-05 05:10:52 +00:00
Eric Biederman
5ebf4d3431 - Modify the code to C style indenting. 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@1180 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2003-10-03 02:53:02 +00:00
Ronald G. Minnich
fae510cd84 Some timing in here, but we don't set; it breaks. 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@1179 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2003-10-02 23:33:01 +00:00
Ronald G. Minnich
ee163f3c18 ram size now set from SPD. 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@1178 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2003-10-02 22:54:43 +00:00
Ronald G. Minnich
a70483b83b First SPD code in and working! 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@1177 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2003-10-02 22:48:28 +00:00
Ronald G. Minnich
cb3f498296 success. It boots as a bproc slave now. 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@1176 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2003-10-02 18:16:07 +00:00
Ronald G. Minnich
6dd6c68507 IRQ setup for EPIA 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@1174 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2003-10-02 00:08:42 +00:00
Ronald G. Minnich
e0005ba6d1 fix sizing of PCI IRQ table in the Config.lb (there are only 5 slots) 
But linux still refuses to believe this table. What's odd is this is the identical table used in V1. Damn.


git-svn-id: svn://svn.coreboot.org/coreboot/trunk@1173 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2003-10-01 23:18:14 +00:00
Ronald G. Minnich
7cf52c979f fixes for epia. 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@1172 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2003-10-01 22:25:36 +00:00
Greg Watson
14e72218f3 uses statement missing 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@1171 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2003-10-01 21:14:52 +00:00
Ronald G. Minnich
6358a4a003 default USE_FALLBACK_IMAGE to 0 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@1170 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2003-10-01 17:28:48 +00:00
Ronald G. Minnich
848d336534 vga support 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@1169 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2003-10-01 16:09:23 +00:00
Stefan Reinauer
ab1f217161 some quartet memory init updates. 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@1168 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2003-10-01 14:12:57 +00:00
Ronald G. Minnich
08febd8b67 new epia target for 512k: targets/via/epia/Config.512kflash.lb 
buildtarget now takes either a directory, and uses directory/Config.lb, or
takes a file

epia defaults to 256k flash


git-svn-id: svn://svn.coreboot.org/coreboot/trunk@1166 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2003-10-01 05:42:31 +00:00
Ronald G. Minnich
320c6a0102 Fixes to the smbus code. Now for the fun. 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@1165 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2003-10-01 01:45:43 +00:00
Ronald G. Minnich
c18170b241 more fixes for via ... plus a little more spew. 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@1164 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2003-09-30 23:53:45 +00:00
Ronald G. Minnich
303349a9d2 fix and complaint. 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@1163 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2003-09-30 18:18:22 +00:00
Stefan Reinauer
00359e91ec remove references to static_devices.o 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@1162 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2003-09-30 12:02:24 +00:00
Stefan Reinauer
fd5d0a5f05 get rid of static_devices.c 
don't use mptable on solo, it's not an SMP system.


git-svn-id: svn://svn.coreboot.org/coreboot/trunk@1161 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2003-09-30 11:52:49 +00:00
Ronald G. Minnich
99dcf231f4 The epia now works. 
Now to fix the ram ...


git-svn-id: svn://svn.coreboot.org/coreboot/trunk@1159 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2003-09-30 02:16:47 +00:00
Stefan Reinauer
02360d6672 default is 256 not 512k 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@1158 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2003-09-29 11:36:01 +00:00
Ronald G. Minnich
67a1cb3207 ok that's it. I think this might work. 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@1157 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2003-09-27 04:28:39 +00:00
Ronald G. Minnich
864a3d3474 a few tweaks etc. 
Still probably wrong.


git-svn-id: svn://svn.coreboot.org/coreboot/trunk@1156 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2003-09-27 04:18:31 +00:00
Ronald G. Minnich
6e5fe1d6fe it's getting through the 8601 but the values are still not right. 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@1155 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2003-09-26 23:22:31 +00:00
Ronald G. Minnich
854d234a06 something is wrong here but not sure what. 
But nothing is getting set into the north bridge.


git-svn-id: svn://svn.coreboot.org/coreboot/trunk@1154 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2003-09-26 22:45:54 +00:00
Ronald G. Minnich
f3c17ca234 via epia is putting out bytes! 
ron


git-svn-id: svn://svn.coreboot.org/coreboot/trunk@1153 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2003-09-26 22:10:53 +00:00
Ronald G. Minnich
42acd12cbc serial supprt. 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@1152 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2003-09-26 17:41:21 +00:00
Ronald G. Minnich
11dbdf5d78 just to get us back where we were. 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@1151 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2003-09-26 17:16:14 +00:00
Ronald G. Minnich
430111b9d1 It builds! 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@1150 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2003-09-26 16:12:23 +00:00
Ronald G. Minnich
aa4b4e031f add cpufixup.o 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@1149 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2003-09-26 15:55:11 +00:00
Ronald G. Minnich
9b4457afb0 cpu fixup for p6 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@1148 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2003-09-26 15:54:34 +00:00
Stefan Reinauer
737fe21ebd remove fixed ROM_SIZE setting, add default to 256k 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@1147 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2003-09-26 15:36:03 +00:00
Ronald G. Minnich
ef5f21807a keyboard support 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@1146 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2003-09-26 15:24:54 +00:00
Ronald G. Minnich
e1313fa183 added CONFIG_KEYBOARD, default 0 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@1145 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2003-09-26 15:23:53 +00:00
Ronald G. Minnich
987fe0f2a4 fix 'deprecated' warnings 
more via fixes


git-svn-id: svn://svn.coreboot.org/coreboot/trunk@1144 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2003-09-26 14:36:27 +00:00
Ronald G. Minnich
c817926a6b via epia; also yh lu tyan. 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@1138 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2003-09-26 04:45:52 +00:00
Ronald G. Minnich
3ff7bdaad7 new from yh lu 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@1136 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2003-09-25 22:04:19 +00:00
Ronald G. Minnich
6e71aec6cd no default rom size 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@1134 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2003-09-25 17:35:30 +00:00
Ronald G. Minnich
ca34c040e5 ROM_SIZE has no default now. 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@1133 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2003-09-25 17:34:56 +00:00
Ronald G. Minnich
57cef6590b added via vt8231 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@1132 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2003-09-25 17:21:57 +00:00
Ronald G. Minnich
2b664dd0a0 first cut at 8601 support 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@1131 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2003-09-25 17:01:28 +00:00
Stefan Reinauer
c22465fc49 add another compat chain keepalife fix 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@1130 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2003-09-25 13:39:53 +00:00
Stefan Reinauer
71e3c9ab15 khepri resource map update to keep compatibility chain 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@1129 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2003-09-25 13:37:00 +00:00
Stefan Reinauer
bb79b0efb8 remove last occurence of AMD8111_DEV 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@1128 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2003-09-25 12:54:55 +00:00
Stefan Reinauer
71e481d24e update hypertransport setup for khepri 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@1124 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2003-09-23 20:02:02 +00:00
Stefan Reinauer
a2241c821a fix hypertransport setup for quartet. 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@1123 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2003-09-23 18:51:28 +00:00
Stefan Reinauer
9719cce5a3 make coherent ht setup capable of non-standard link configurations 
(i.e. with CPU1 not connected to ACROSS link of CPU0)


git-svn-id: svn://svn.coreboot.org/coreboot/trunk@1122 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2003-09-23 18:50:35 +00:00
Stefan Reinauer
57398af2a4 update Config.lb and add khepri ht chain 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@1111 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2003-09-11 13:53:29 +00:00
Stefan Reinauer
79249e3dbc add new target for DSPACE DS1006 card, make quartet auto.c all verbose 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@1109 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2003-09-11 11:53:15 +00:00
Stefan Reinauer
5282cd0875 remove old config files, adopt to new config method. fix resource map (?) 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@1107 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2003-09-09 13:30:58 +00:00
Stefan Reinauer
75d42640d5 update SOLO code (untested but compiling and pretty much complete!?!) 
drop old configuration method.


git-svn-id: svn://svn.coreboot.org/coreboot/trunk@1102 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2003-09-08 14:03:50 +00:00
Eric Biederman
ff0e8465e8 - Include hypertransport.h in hypertransport.c 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@1101 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2003-09-04 03:00:54 +00:00
Eric Biederman
6638755a23 - Remove dead argument to hypertransport_scan_chain 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@1100 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2003-09-04 01:25:55 +00:00
Greg Watson
481b5688b5 moved init_timer() to static initialization 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@1099 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2003-09-03 21:30:18 +00:00
Stefan Reinauer
f72ff36e76 cosmetics 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@1098 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2003-09-03 12:09:44 +00:00
Eric Biederman
0ac6b41e70 - 1.1.4 
Major restructuring of hypertransport handling.
  Major rewerite of superio/NSC/pc87360 as a proof of concept for handling superio resources dynamically
  Updates to hard_reset handling when resetting because of the need to change hypertransport link
    speeds and widths.
    (a) No longer assume the boot is good just because we get to a hard reset point.
    (b) Set a flag to indicate that the BIOS triggered the reset so we don't decrement the
       boot counter.
  Updates to arima/hdama mptable so it tracks the new bus numbers


git-svn-id: svn://svn.coreboot.org/coreboot/trunk@1097 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2003-09-02 17:16:48 +00:00
Eric Biederman
e9a271e32c - Major update of the dynamic device tree so it can handle 
* subtractive resources
  * merging with the static device tree
  * more device types than just pci
- The piece to watch out for is the new enable_resources method that was needed in all of the drivers


git-svn-id: svn://svn.coreboot.org/coreboot/trunk@1096 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2003-09-02 03:36:25 +00:00
Eric Biederman
d4c14524f5 - Update the version number to 1.1.2 and update the NEWS file 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@1095 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2003-09-01 23:47:37 +00:00
Eric Biederman
30e143a5f0 - Add back in the hard reset code from the freebios1 tree. 
This allows generic code to reset the box.
- Update the hypertransport code to automatically calculate link
  widths and freequencies, and to call hard_reset if neecessary for
  the changes to go into effect.


git-svn-id: svn://svn.coreboot.org/coreboot/trunk@1094 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2003-09-01 23:45:32 +00:00
Eric Biederman
9bdb460a97 - Updates to config.g so that it works more reliably and has initial support 
for paths
- Renamed some configuration variables
  SMP -> CONFIG_SMP
  MAX_CPUS -> CONFIG_MAX_CPUS
  MAX_PHYSICAL_CPUS -> CONFIG_MAX_PHYSICAL_CPUS
- Removed some dead configuration variables
MAX_CPUS -> CONFIG_MAX_CPUS
MAX_PHYSICAL_CPUS -> CONFIG_MAX_PHYSICAL_CPUS
SMP -> CONFIG_SMP
FINAL_MAINBOARD_FIXUP
SIO_BASE
SIO_SYSTEM_CLK_INPUT
NO_KEYBOARD
USE_NORMAL_IMAGE
SERIAL_CONSOLE
USE_ELF_BOOT
ENABLE_FIXED_AND_VARIABLE_MTRRS
START_CPU_SEG
DISABLE_WATCHDOG
ENABLE_IOMMU
AMD8111_DEV

- Removed some assembly files that are no longer needed
killed src/southbridge/amd/amd8111/smbus.inc
killed src/southbrideg/amd/amd8111/cmos_boot_failover.inc
killed src/ram/ramtest.inc
- Updates to config.g so that it works more reliably and has initial support
  for paths
- Renamed some configuration variables
  SMP -> CONFIG_SMP
  MAX_CPUS -> CONFIG_MAX_CPUS
  MAX_PHYSICAL_CPUS -> CONFIG_MAX_PHYSICAL_CPUS
- Removed some dead configuration variables
MAX_CPUS -> CONFIG_MAX_CPUS
MAX_PHYSICAL_CPUS -> CONFIG_MAX_PHYSICAL_CPUS
SMP -> CONFIG_SMP
FINAL_MAINBOARD_FIXUP
SIO_BASE
SIO_SYSTEM_CLK_INPUT
NO_KEYBOARD
USE_NORMAL_IMAGE
SERIAL_CONSOLE
USE_ELF_BOOT
ENABLE_FIXED_AND_VARIABLE_MTRRS
START_CPU_SEG
DISABLE_WATCHDOG
ENABLE_IOMMU
AMD8111_DEV

- Removed some assembly files that are no longer needed
killed src/southbridge/amd/amd8111/smbus.inc
killed src/southbrideg/amd/amd8111/cmos_boot_failover.inc
killed src/ram/ramtest.inc
killed src/sdram/generic_dump_spd.inc
killed src/sdram/generic_dump_spd.inc

- Updated the arima/hdama to build with the new configuration system
- Updated config.g to list all of the variables with make echo


git-svn-id: svn://svn.coreboot.org/coreboot/trunk@1093 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2003-09-01 23:17:58 +00:00
Stefan Reinauer
b980e39c81 add first bunch of newisys khepri files. 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@1090 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2003-08-28 17:23:15 +00:00
Stefan Reinauer
f4440e65a4 more motherboard specific cleanups 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@1089 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2003-08-28 15:08:43 +00:00
Stefan Reinauer
f5f10d1097 cleaning out motherboard specific changes from the generic directories. 
Moving tyan resource map to tyan directory. Making IOMMU for hammer choosable
via ENABLE_IOMMU


git-svn-id: svn://svn.coreboot.org/coreboot/trunk@1088 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2003-08-28 13:43:03 +00:00
Ronald G. Minnich
fa2df758f2 support for new mobos and fixes 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@1087 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2003-08-27 14:33:13 +00:00
Ronald G. Minnich
bee6575d7c fixed irq tables for hdama 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@1086 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2003-08-26 13:28:50 +00:00
Stefan Reinauer
235c254563 more quartet fixes 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@1085 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2003-08-07 14:11:08 +00:00
Stefan Reinauer
081e8cfd21 fix resource map for quartet 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@1084 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2003-08-07 13:38:56 +00:00
Stefan Reinauer
fa875977e1 fix quartet build 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@1083 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2003-08-07 12:32:01 +00:00
Stefan Reinauer
91232c1ca6 add XIP_ROM_[BASE|SIZE] to newconfig for quicker bootup 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@1080 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2003-08-06 10:45:57 +00:00
Ronald G. Minnich
4f1a6975ef fixup. SMP works fine. 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@1078 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2003-08-05 23:31:26 +00:00
Ronald G. Minnich
95bbf58b8c missing file chip.h 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@1071 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2003-08-05 13:43:18 +00:00
Ronald G. Minnich
312f64a2c2 now needed. 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@1070 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2003-08-05 02:24:56 +00:00
Ronald G. Minnich
60e185fcc4 patches from Yh Lu. Tested and working on HDAMA 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@1068 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2003-08-04 22:13:57 +00:00
Ronald G. Minnich
a43048d371 Commits for the new config static device design, to allow more than one static 
cpu of a certain type and to eliminate the
cpu p5
cpu p6
cpu k7

nonsense in the old config files.

Next step is to hook into Eric's pci device stuff.


git-svn-id: svn://svn.coreboot.org/coreboot/trunk@1067 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2003-08-04 21:05:19 +00:00
Eric Biederman
bbb6d1020f - Fix poor resource allocation estimate. 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@1066 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2003-08-04 19:54:48 +00:00
Eric Biederman
dfa26a4d8c - Remove useless definitions 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@1064 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2003-08-01 03:01:54 +00:00
Eric Biederman
a265d5c0a0 - Update cpufixup so we support more than 4GB of memory 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@1063 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2003-08-01 03:01:28 +00:00
Eric Biederman
8aeb2a4dbf - Update raminit.c so it works properly for multiple cpus 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@1062 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2003-08-01 02:52:35 +00:00
Ronald G. Minnich
5f7fc31d70 fix for newconfig 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@1061 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2003-07-31 17:44:02 +00:00
Stefan Reinauer
1188bd2adc make solo target build again 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@1060 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2003-07-30 11:22:50 +00:00
Ronald G. Minnich
57ffeb0578 updates from YhLu, plus fixes for PPC/K8 issues. 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@1059 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2003-07-30 03:05:20 +00:00
Greg Watson
714caaea38 PPC 4XX support 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@1056 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2003-07-28 21:21:03 +00:00
Greg Watson
bd0ac35a77 use longs 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@1055 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2003-07-28 21:18:51 +00:00
Greg Watson
04091a67e5 PVR support 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@1054 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2003-07-28 21:18:26 +00:00
Greg Watson
6257e0347d added new routines 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@1053 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2003-07-28 21:17:57 +00:00
Greg Watson
06550b75e5 deal with different reset vector addresses 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@1052 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2003-07-28 21:17:25 +00:00
Greg Watson
cc6b6c4c83 made timer more generic 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@1051 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2003-07-28 21:16:49 +00:00
Greg Watson
008c127074 added ppc_ to function names 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@1050 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2003-07-28 21:16:21 +00:00
Greg Watson
499b3041b4 CPU_OPT for cpu specific flags 
_RESET to specify reset vector address (ppc4xx reset vector is at end of
  memory, rather than at beginning of ROM)
CONFIG_SYS_CLK_FREQ to specify frequency of system clock (needed for ppc4xx
 clock speed calculation)


git-svn-id: svn://svn.coreboot.org/coreboot/trunk@1049 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2003-07-28 21:15:13 +00:00
Greg Watson
821730906b corrected cpu path, added clock.o 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@1048 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2003-07-28 21:11:26 +00:00
Greg Watson
8d82415628 cpus have vendors now 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@1047 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2003-07-28 21:10:46 +00:00
Greg Watson
a1cd3d8290 moved extern to chip.h 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@1046 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2003-07-28 21:06:51 +00:00
Ronald G. Minnich
b34e7c4077 Fix for RAMBASE. 
remove unused make.base.lb


git-svn-id: svn://svn.coreboot.org/coreboot/trunk@1045 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2003-07-28 04:34:15 +00:00