GNUBoot
/
coreboot-kgpe-d16
2
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity
2,773 Commits 1 Branch 29 Tags 224 MiB
Commit Graph

1783 Commits

Author SHA1 Message Date
Uwe Hermann ff54db47fd Remove hardcoded gcc versions otherwise the build will break for 
most people.

Signed-off-by: Uwe Hermann <uwe@hermann-uwe.de>
Acked-by: Stefan Reinauer <stepan@coresystems.de>


git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2545 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2007-02-02 17:08:04 +00:00
Ed Swierk 18878e036f Fix typo which breaks the build ('defalut' should be 'default'). 
Signed-off-by: Ed Swierk <eswierk@arastra.com>
Acked-by: Uwe Hermann <uwe@hermann-uwe.de>



git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2544 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2007-02-01 22:43:27 +00:00
Ed Swierk c3aaf6a99e This patch adds the MCP55 PCI IDs (without which the southbridge code 
won't compile), and breaks an unnecessary dependency on the usbdebug
code.

Signed-off-by: Ed Swierk <eswierk@arastra.com>
Acked-by: Peter Stuge <peter@stuge.se>


git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2543 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2007-02-01 01:53:55 +00:00
Roman Kononov 57e700f4f4 great check-in message: 
Linuxbios boots an Opteron motherboard with 1GB memory.

Linuxbios directly loads a recent linux kernel.
The memory layout is like this:

BIOS-provided physical RAM map:
   BIOS-e820: 0000000000000000 - 0000000000000e18 (reserved)
   BIOS-e820: 0000000000000e18 - 00000000000a0000 (usable)
   BIOS-e820: 00000000000c0000 - 00000000000f0000 (usable)
   BIOS-e820: 00000000000f0000 - 00000000000f0400 (reserved)
   BIOS-e820: 00000000000f0400 - 0000000040000000 (usable)

The f0000-f0400 region contains IRQ and ACPI tables.

At some point the kernel builds a resource table containing
all physical address ranges and type of hardware the addresses
are mapped to. The table is accessible via /proc/iomem:

# cat /proc/iomem
00000000-00000e17 : reserved
00000e18-0009ffff : System RAM
000a0000-000bffff : Video RAM area
000c0000-000cbfff : Video ROM
000f0000-000fffff : System ROM
e0000000-efffffff : PCI Bus #03
    e0000000-efffffff : 0000:03:00.0
f0000000-f3ffffff : GART
f4000000-f60fffff : PCI Bus #03
    f4000000-f4ffffff : 0000:03:00.0
    f5000000-f5ffffff : 0000:03:00.0
    f6000000-f601ffff : 0000:03:00.0
f6100000-f6100fff : 0000:00:01.0
f6101000-f6101fff : 0000:00:02.0
    f6101000-f6101fff : ohci_hcd
f6102000-f6102fff : 0000:00:04.0
f6103000-f6103fff : 0000:00:07.0
    f6103000-f6103fff : sata_nv
f6104000-f6104fff : 0000:00:08.0
    f6104000-f6104fff : sata_nv
f6105000-f6105fff : 0000:00:0a.0
f6106000-f61060ff : 0000:00:02.1
f6200000-f620ffff : 0000:40:01.0

As you can see, the 00000000000f0400-0000000040000000
region is not listed.

It is not listed because the kernel unconditionally adds
"000f0000-000fffff : System ROM" first (look for
"request_resource(&iomem_resource, &system_rom_resource)"),
and then the attempt to add f0400-40000000 range fails
because of overlapping.

The kernel does not care that the range is not listed there.
Kexec does. It uses the /proc/iomem file to instruct the
kexec system call how to place the segments of a new kernel
in the physical memory. Kexec fails to start a new kernel
because it cannot locate enough physical memory.

This must be fixed either in linux or linuxbios.

Assuming that linuxbios is to be fixed, I cooked a patch
which provides this memory layout:

BIOS-provided physical RAM map:
   BIOS-e820: 0000000000000000 - 0000000000000e18 (reserved)
   BIOS-e820: 0000000000000e18 - 00000000000a0000 (usable)
   BIOS-e820: 00000000000c0000 - 00000000000f0000 (usable)
   BIOS-e820: 00000000000f0000 - 0000000000100000 (reserved)
   BIOS-e820: 0000000000100000 - 0000000040000000 (usable)

The /proc/iomem contains:

# cat /proc/iomem 
00000000-00000e17 : reserved
00000e18-0009ffff : System RAM
000a0000-000bffff : Video RAM area
000c0000-000cbfff : Video ROM
000f0000-000fffff : System ROM
00100000-3fffffff : System RAM
    00100000-00203c61 : Kernel code
    00203c62-00248c3f : Kernel data
e0000000-efffffff : PCI Bus #03
    e0000000-efffffff : 0000:03:00.0
f0000000-f3ffffff : GART
f4000000-f60fffff : PCI Bus #03
    f4000000-f4ffffff : 0000:03:00.0
    f5000000-f5ffffff : 0000:03:00.0
    f6000000-f601ffff : 0000:03:00.0
f6100000-f6100fff : 0000:00:01.0
f6101000-f6101fff : 0000:00:02.0
    f6101000-f6101fff : ohci_hcd
f6102000-f6102fff : 0000:00:04.0
f6103000-f6103fff : 0000:00:07.0
    f6103000-f6103fff : sata_nv
f6104000-f6104fff : 0000:00:08.0
    f6104000-f6104fff : sata_nv
f6105000-f6105fff : 0000:00:0a.0
f6106000-f61060ff : 0000:00:02.1
f6200000-f620ffff : 0000:40:01.0

Kexec is happier with the patch.

Regards,

Signed-off-by: Roman Kononov <kononov195-lbl@yahoo.com> 
Acked-by: Stefan Reinauer <stepan@coresystems.de>


git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2542 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2007-02-01 00:44:27 +00:00
Roman Kononov 0980049a62 This fixes a small typo. 
Signed-off-by: Roman Kononov <kononov195-lbl@yahoo.com>
Acked-by: Uwe Hermann <uwe@hermann-uwe.de>



git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2541 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2007-02-01 00:40:51 +00:00
Yinghai Lu c65bd562a8 Add support for the NVIDIA MCP55 southbridge. 
Signed-off-by: Yinghai Lu <yinghai.lu@amd.com>
Signed-off-by: Ronald G. Minnich <rminnich@gmail.com>
Signed-off-by: Carl-Daniel Hailfinger <c-d.hailfinger.devel.2006@gmx.net>
Signed-off-by: Uwe Hermann <uwe@hermann-uwe.de>
Acked-by: Yinghai Lu <yinghai.lu@amd.com>
Acked-by: Stefan Reinauer <stepan@coresystems.de>



git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2540 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2007-02-01 00:10:05 +00:00
Uwe Hermann 96206510e3 Change 'ram' to 'RAM' in user-visible output (closes #60). 
Signed-off-by: Uwe Hermann <uwe@hermann-uwe.de> 
Acked-by: Stefan Reinauer <stepan@coresystems.de>



git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2535 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2007-01-16 11:56:35 +00:00
Jon Dufresne 9095e30f2d A patch to add initial support for the i82801db southbridge based 
heavily on the code for i82801dbm and i82801er

Signed-off-by: Jon Dufresne <jon.dufresne@gmail.com>
Acked-by: Ronald G. Minnich <rminnich@gmail.com>



git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2534 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2006-12-28 12:00:58 +00:00
Yinghai Lu a5fc22fd6b htx card on io apic on htx slot of dk8_htx 
Signed-off-by: Yinghai Lu <yinghai.lu@amd.com>
Acked-by: Yinghai Lu <yinghai.lu@amd.com>



git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2533 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2006-12-20 20:21:05 +00:00
Yinghai Lu 6c3874e8f8 ck804 pref mem 4G above support 
Signed-off-by: Yinghai Lu <yinghai.lu@amd.com>
Acked-by: Yinghai Lu <yinghai.lu@amd.com>



git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2532 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2006-12-20 20:15:33 +00:00
Ed Swierk be13dc72d9 Apply linuxbios-rename-other-payload-options.patch 
(Patch 2, refs #14)

Signed-off-by: Ed Swierk <eswierk@arastra.com> 
Acked-by: Stefan Reinauer <stepan@coresystems.de>


git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2529 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2006-12-15 12:56:28 +00:00
Ed Swierk 1a7a5b49c5 Apply linuxbios-rename-compressed-payload-options.patch, refs #14 
Signed-off-by: Ed Swierk <eswierk@arastra.com>
Acked-by: Stefan Reinauer <stepan@coresystems.de>


git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2527 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2006-12-15 11:42:16 +00:00
Jon Dufresne 208948787e In the file mainboard/intel/i82801dbm/i82801dbm.c the variable 
southbridge_intel_i82801dbm_control should be named
southbridge_intel_i82801dbm_ops. Otherwise a compile error occurs if this
device is included in Config.lb of the mainboard.

Closes #62

Signed-off-by: Jon Dufresne <jon.dufresne@gmail.com>
Acked-by: Stefan Reinauer <stepan@coresystems.de>



git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2526 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2006-12-14 14:54:00 +00:00
Uwe Hermann af433f2197 Add support for the SMSC FDC37M60x Super I/O (tested on FDC37M602). 
Serial output on serial port 1 is tested and works, the rest probably not yet.

Closes #59.

Signed-off-by: Uwe Hermann <uwe@hermann-uwe.de>
Acked-by: Stefan Reinauer <stepan@coresystems.de>



git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2525 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2006-12-14 14:26:46 +00:00
chn f3938bbbbf In src/southbridge/intel/i82801ca, first the smbus registers are mapped at i/o 
space offset 0x1000, and later is the acpi registers also mapped at 0x1000. 
This patch fixes this behavior. Closes #44

Signed-off-by: <chn@virtutech.se>
Acked-by: Stefan Reinauer <stepan@coresystems.de>


git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2523 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2006-12-14 00:43:50 +00:00
Jon Dufresne a522df039b Add mtrr support for pentium m cpus 
For cache to work the x86_setup_mtrrs() must be called. 

Closes #61

Signed-off-by: Jon Dufresne <jon.dufresne@gmail.com>
Acked-by: Stefan Reinauer <stepan@coresystems.de>



git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2522 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2006-12-14 00:40:09 +00:00
Uwe Hermann 218e7ed10a Use the common LinuxBIOS license header (trivial). Refs #5. 
Signed-off-by: Uwe Hermann <uwe@hermann-uwe.de>
Acked-by: Uwe Hermann <uwe@hermann-uwe.de>



git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2520 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2006-12-05 15:27:46 +00:00
Uwe Hermann d82baa1a2e Add missing license headers to some files (info based on svn history). 
Adapt some existing license headers to use the common LinuxBIOS
format. Please note that this does not make any qualitative
license changes, merely cosmetic syntax changes (trivial).

Signed-off-by: Uwe Hermann <uwe@hermann-uwe.de>
Acked-by: Uwe Hermann <uwe@hermann-uwe.de>



git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2519 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2006-12-05 14:13:10 +00:00
Uwe Hermann dc95add598 Remove 
#include <device/device.h>
from all *_early_serial.c ITE Super I/O files, as arch/romcc_io.h already
#defines device_t, thus adding device/device.h breaks the build (trivial).

Signed-off-by: Uwe Hermann <uwe@hermann-uwe.de>
Acked-by: Uwe Hermann <uwe@hermann-uwe.de>



git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2516 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2006-12-03 23:46:36 +00:00
Uwe Hermann 2a44fbf2a0 Status update (trivial). 
See http://www.linuxbios.org/pipermail/linuxbios/2006-November/017195.html

Signed-off-by: Uwe Hermann <uwe@hermann-uwe.de>
Acked-by: Uwe Hermann <uwe@hermann-uwe.de>



git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2514 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2006-12-01 15:25:21 +00:00
Uwe Hermann 6b2475dd81 Explicitly set the CLKIN to 24 MHz on all ITE Super I/Os, otherwise 
serial output might not always work correctly (trivial).

Thanks Philipp Degler <pdegler@rumms.uni-mannheim.de> for testing and
reporting this issue.

Signed-off-by: Uwe Hermann <uwe@hermann-uwe.de>
Acked-by: Uwe Hermann <uwe@hermann-uwe.de>



git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2513 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2006-12-01 13:14:55 +00:00
Jon Dufresne 39b13f4fa0 Add missing #includes to some ITE Super I/O files. 
Signed-off-by: Jon Dufresne <jon.dufresne@gmail.com>
Signed-off-by: Uwe Hermann <uwe@hermann-uwe.de>
Acked-by: Uwe Hermann <uwe@hermann-uwe.de>



git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2512 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2006-12-01 09:41:11 +00:00
Uwe Hermann 3d91ecb876 Add convenience macros PAM0..PAM6 (trivial). 
Signed-off-by: Uwe Hermann <uwe@hermann-uwe.de>
Acked-by: Uwe Hermann <uwe@hermann-uwe.de>



git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2511 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2006-11-30 21:26:45 +00:00
Uwe Hermann eba69b6078 Cosmetic fix of the nova4899r CHIP_NAME(). 
Signed-off-by: Uwe Hermann <uwe@hermann-uwe.de>
Acked-by: Uwe Hermann <uwe@hermann-uwe.de>



git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2509 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2006-11-26 19:07:20 +00:00
Luis Correia 3e15652a10 Add support for the IEI NOVA-4899R 5.25 SBC mainboard (patch submitted by 
Luis Correia <luis.f.correia@gmail.com>). The code is loosely based on
the Eaglelion 5bcm mainboard.

Warning: this is work in progress!

As of now, it does boot with serial console only (no vga), and two ethernet
cards work sometimes. This has to do with the IRQ assignments, which are a
complete mess. USB is now apparently working, but I can't make any device
to be recognized.

The PCI slot is still unusable due to the IRQ thing.

Audio, other serial ports, irda, floppy and paralell port support is
unknown aka untested yet.

(closes #32)

Signed-off-by: Luis Correia <luis.f.correia@gmail.com> 
Acked-by: Acked-by: Stefan Reinauer <stepan@coresystems.de>
Acked-by: Uwe Hermann <uwe@hermann-uwe.de>



git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2508 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2006-11-26 19:05:16 +00:00
Uwe Hermann 998a57c477 Update of the src/include/spd.h file with the following improvements: 
* Added information on the relevant datasheet(s) and where to get them.
 * Added missing #defines for some other config bytes.
 * Documented all config bytes a bit better.
 * Renamed some #defines to hopefully make their names clearer. 

(closes #38)

Signed-off-by: Uwe Hermann <uwe@hermann-uwe.de>
Acked-by: Stefan Reinauer <stepan@coresystems.de>



git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2506 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2006-11-22 11:41:32 +00:00
Uwe Hermann c22851011f Fix hardcoding of iasl path. iasl is in the user path in the 
pmtools packages of upcoming SUSE 10.2, too, so the problem will 
go away. (new package installed on linuxbios.org, too)

See also
http://www.linuxbios.org/pipermail/linuxbios/2006-September/015968.html

Signed-off-by: Uwe Hermann <uwe@hermann-uwe.de>
Acked-by: Stefan Reinauer <stepan@coresystems.de>



git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2498 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2006-11-19 19:24:06 +00:00
Uwe Hermann ed7bab8b0d Add missing bracket in comment, and fix whitespace (trivial). 
Signed-off-by: Uwe Hermann <uwe@hermann-uwe.de>
Acked-by: Uwe Hermann <uwe@hermann-uwe.de>



git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2497 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2006-11-11 18:46:38 +00:00
Stefan Reinauer ca6312010d * fix the automatic build system by compressing payloads if possible 
and leaving enough room for a real payload (not /dev/null)

  This is a wonderful example why "uses" sucks.

* add Config-abuild.lb for those boards that dont build with 
  the default settings and a real payload:
  arima/hdama, amd/quartet, amd/serengeti_cheetah, ibm/e326

* if lzma is installed and a real payload is used, try compressing
  it. 

* fix a small bug in "abuild --help"

This patch is acked by me because its due to infrastructural changes only.
Flames welcome.

Signed-off-by: Stefan Reinauer <stepan@coresystems.de>
Acked-by: Stefan Reinauer <stepan@coresystems.de>



git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2496 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2006-11-10 13:30:28 +00:00
Uwe Hermann c0defea8b6 Add an include file which contains the register definitions for the 
Intel 440BX northbridge (Closes #39).

Signed-off-by: Uwe Hermann <uwe@hermann-uwe.de>
Acked-by: Richard Smith <smithbone@gmail.com>



git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2495 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2006-11-10 09:04:12 +00:00
Uwe Hermann a7aa29b943 Use the canonical name of the vendors/devices and the 
same format for all CHIP_NAME() entries in LinuxBIOS (Closes #20).

Signed-off-by: Uwe Hermann <uwe@hermann-uwe.de>
Acked-by: Stefan Reinauer <stepan@linuxbios.org>



git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2490 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2006-11-05 18:50:49 +00:00
Luis Correia a9e273593f Fix a typo in elfboot.c. Closes #27 
Signed-off-by: Luis Correia <luis.f.correia@gmail.com>
Acked-by: Stefan Reinauer <stepan@coresystems.de>


git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2488 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2006-11-05 12:18:58 +00:00
Uwe Hermann 1549f2a557 Various minor cosmetic changes in the ITE Super I/Os, mostly whitespace 
changes and fixing of comments.

Signed-off-by: Uwe Hermann <uwe@hermann-uwe.de>
Acked-by: Uwe Hermann <uwe@hermann-uwe.de>



git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2487 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2006-11-04 23:19:00 +00:00
bxshi faea4c59ab Sorry, this is the last commit I will do this way, but MSI has waited a 
long time and I could not get into the tracker. 

These are patches to enable ms9185 support. Abuild passes. 

Signed-off-by: bxshi <bxshi@msik.com.cn>
Acked-by: Ronald G. Minnich <rminnich@gmail.com>


git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2486 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2006-11-02 16:02:33 +00:00
Uwe Hermann 9c33b7b81e Remove some unneeded #includes from most mainboard.c files. 
Signed-off-by: Uwe Hermann <uwe@hermann-uwe.de> 
Acked-by: Stefan Reinauer <stepan@coresystems.de>



git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2485 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2006-11-02 14:11:34 +00:00
Uwe Hermann a4c56c33ac Adapt GPL license headers to match the current conventions. 
Signed-off-by: Uwe Hermann <uwe@hermann-uwe.de>
Acked-by: Stefan Reinauer <stepan@coresystems.de>




git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2484 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2006-11-01 14:31:00 +00:00
Richard Smith 6fb43c85f1 drop unsupported unfinished mainboard Advantech SOM GX DB533-C 
Signed-off-by: Richard Smith <smithbone@gmail.com>
Acked-by: Stefan Reinauer <stepan@coresystems.de>



git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2483 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2006-11-01 14:21:31 +00:00
Uwe Hermann f28674ec3c Rename some variables from *ITE* to *ite* for consistency reasons (refs #4). 
Signed-off-by: Uwe Hermann <uwe@hermann-uwe.de>
Acked-by: Stefan Reinauer <stepan@coresystems.de>



git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2482 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2006-11-01 12:52:49 +00:00
Ronald G. Minnich f044ede246 This change fixes a long-standing bug, whereby we do not set ret for an 
un-inited vector, which we should have done.
Signed-off-by: Ronald G. Minnich <rminnich@gmail.com>

Acked-by: Stefan Reinauer <stepan@coresystems.de>


git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2479 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2006-10-27 18:22:13 +00:00
Uwe Hermann cf20187079 svn mv src/northbridge/intel/E7520 src/northbridge/intel/e7520 
svn mv src/northbridge/intel/E7525 src/northbridge/intel/e7525

Signed-off-by: Uwe Hermann <uwe@hermann-uwe.de>
Acked-by: Stefan Reinauer <stepan@coresystems.de>




git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2478 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2006-10-27 11:40:01 +00:00
Uwe Hermann 586470c646 Rename E7520 to e7520, and E7525 to e7525 in the code. The next commit 
will then rename the E7520 and E7525 directories respectively.

Signed-off-by: Uwe Hermann <uwe@hermann-uwe.de>
Acked-by: Stefan Reinauer <stepan@coresystems.de>




git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2477 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2006-10-27 11:38:22 +00:00
Uwe Hermann e0e1d42527 Fix the CHIP_NAME() entries of all mainboards to have the same format 
and (hopefully) the correct canonical name of the vendor and board.

Signed-off-by: Uwe Hermann <uwe@hermann-uwe.de>
Acked-by: Stefan Reinauer <stepan@coresystems.de>



git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2476 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2006-10-27 11:30:27 +00:00
Uwe Hermann 3d61074108 Rename src/superio/NSC to src/superio/nsc. 
Signed-off-by: Uwe Hermann <uwe@hermann-uwe.de>
Acked-by: Stefan Reinauer <stepan@coresystems.de>




git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2473 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2006-10-24 23:08:10 +00:00
Uwe Hermann d86417bfa3 Change all occurences of NSC to nsc in the code. The next commit 
will then rename the src/superio/NSC directory to src/superio/nsc.

Signed-off-by: Uwe Hermann <uwe@hermann-uwe.de>
Acked-by: Stefan Reinauer <stepan@coresystems.de>




git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2472 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2006-10-24 23:00:42 +00:00
Stefan Reinauer 814b458b63 fix leftover typo 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2470 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2006-10-24 12:46:55 +00:00
Yinghai Lu 6e5b6a82ad fix typo during rename. Subversion would not let 
me fix this before committing first.

Signed-off-by: Yinghai Lu <yinghailu@gmail.com>
Acked-by: Stefan Reinauer <stepan@coresystems.de>


git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2469 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2006-10-24 09:40:21 +00:00
Yinghai Lu 9d6be3ec42 fix naming convention, turn X. 
another commit is following
Signed-off-by: Yinghai Lu <yinghailu@gmail.com>
Acked-by: Stefan Reinauer <stepan@coresystems.de>


git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2468 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2006-10-24 09:37:04 +00:00
Stefan Reinauer 1d8261d416 rename Iwill to iwill to keep naming scheme consistent 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2467 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2006-10-24 09:25:35 +00:00
Stefan Reinauer b216e8fa65 remove DK8HTX, it's an old duplicate version of dk8_htx 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2466 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2006-10-24 09:23:23 +00:00
Ronald G. Minnich fd845a04a9 add the CAFE IRQ support 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2461 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2006-10-18 16:00:10 +00:00
Ronald G. Minnich 31101c9201 add the btest mainboard 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2459 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2006-10-18 15:23:28 +00:00
Yinghai Lu a112bb0bca s2895 failover build 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2455 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2006-10-13 21:48:38 +00:00
Yinghai Lu 0ab46b9026 return missed 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2454 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2006-10-13 20:10:09 +00:00
Ronald G. Minnich 4bb8887ac4 change things that make no sense on ultra40. serial output now works! 
Signed-off-by: Ronald G. Minnich


git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2453 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2006-10-13 19:58:52 +00:00
Yinghai Lu c34e3ab71e DK8 HTX with CAR and acpi, and easy support for HTX 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2452 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2006-10-12 00:58:20 +00:00
stepan d3eabbd77c replace table based crc with computational one. by Ed Swierk. 
X-Signed-Off-By: <stepan@coresystems.de>


git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2451 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2006-10-09 22:35:45 +00:00
Stefan Reinauer ebafa4df42 Add serial stream payload support from Ed Swierk <eswierk@arastra.com> 
X-Signed-Off-By: Stefan Reinauer <stepan@coresystems.de>


git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2447 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2006-10-07 00:13:24 +00:00
Yinghai Lu 197a4a8dbb MEMCLK to DDRXXX 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2446 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2006-10-06 16:05:14 +00:00
Yinghai Lu 7110f9261f K8_4RANK to QRANK 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2445 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2006-10-05 06:59:56 +00:00
Yinghai Lu ab9f49d2fa init.o 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2444 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2006-10-05 06:24:21 +00:00
Yinghai Lu 1792b2e801 make ppc happy for console 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2443 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2006-10-05 00:27:44 +00:00
Yinghai Lu 6d74d76de4 get_bus_cong using sysconf instead 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2442 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2006-10-04 23:57:49 +00:00
Yinghai Lu d95465d08f add missed asl for ht chain 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2441 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2006-10-04 23:09:09 +00:00
Yinghai Lu 5f9624d211 CONFIG_USE_PRINTK_IN_CAR and ht chain id for HTX support in 
serengeti_cheeatah


git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2439 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2006-10-04 22:56:21 +00:00
Yinghai Lu 93a5a194c5 failover_failover apc lds 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2438 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2006-10-04 21:05:23 +00:00
Yinghai Lu 15b8ea7473 socket 939 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2437 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2006-10-04 21:04:49 +00:00
Yinghai Lu 8d22a5dc69 amdk8_sysconf 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2436 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2006-10-04 21:00:01 +00:00
Yinghai Lu d4b278c02c AMD Rev F support 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2435 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2006-10-04 20:46:15 +00:00
Ronald G. Minnich 984371554b add irq for keyboard and mouse 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2432 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2006-09-21 20:55:58 +00:00
Ronald G. Minnich 2ad85dbc65 Lots of lx fixes. CLeanup mainly. THings now build 
Signed-off-by: Ronald G. Minnich


git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2430 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2006-09-20 16:39:30 +00:00
Ronald G. Minnich e8bfbb387c This driver is a mistake, removing it. 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2429 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2006-09-20 16:32:59 +00:00
Ronald G. Minnich efba85f00e commit moire changes 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2428 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2006-09-19 19:30:11 +00:00
Ronald G. Minnich 5f23b6cd7d add the msm800srv ; put the usb in the right place. 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2426 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2006-09-19 17:37:32 +00:00
Ronald G. Minnich a341ee2646 put this in the right place. 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2425 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2006-09-19 16:44:14 +00:00
Ronald G. Minnich 830a79eeab add an OLPC target for qemu 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2422 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2006-09-19 03:43:30 +00:00
Ronald G. Minnich 4d6810c60c add the _lx flavor of the 5536. This will later be merged into the 
cs5536, but I don't want to mess up the OLPC, and we really need the lx
support NOW.


git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2421 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2006-09-18 22:52:24 +00:00
Ronald G. Minnich 2cf779d8d1 fix old bug in the src/devices/pci_device.c 
add devices for the lx and artecgroup/dbe61
point artecgroup at cs5536_lx as it is so different. 


git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2420 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2006-09-18 22:50:51 +00:00
Ronald G. Minnich 0740c31cff A fix for hynix dram problems seen at 366/244 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2419 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2006-09-18 04:23:23 +00:00
Ronald G. Minnich 46bcaa303b fix variable name for ts5300 
Signed-off-by: Ronald G. Minnich


git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2416 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2006-09-15 14:53:55 +00:00
Ronald G. Minnich b2f98af71e fix stupid missing " type 
Signed-off-by: Ronald G. Minnich


git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2415 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2006-09-14 20:08:10 +00:00
Ronald G. Minnich 53f486a3ea fix some really yuck stuff. 
now things might work.


git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2414 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2006-09-14 16:31:14 +00:00
Carl-Daniel Hailfinger cba07dd682 additions and mods for lzma. 
Signed-off-by: Carl-Daniel Hailfinger
Signed-off-by: Ronald G. Minnich


git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2413 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2006-09-14 15:12:36 +00:00
Indrek Kruusa 7d9441276f changes for the lx and artecgroup mobo 
Signed-off-by: Indrek Kruusa
Approved-by: Ronald G. Minnich


git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2412 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2006-09-13 21:59:09 +00:00
Indrek Kruusa 5c16ebde91 new presents from artec group :-) 
Signed-off-by:  Indrek Kruusa   



git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2411 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2006-09-13 21:25:20 +00:00
Jordan Crouse b9c100bdb7 add file for dcon support 
signed-off-by: Jordan Crouse
Signed-off-by: Ronald G. Minnich


git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2410 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2006-09-13 19:30:15 +00:00
Ronald G. Minnich e361efd7d7 Add DCON support. 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2409 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2006-09-13 19:29:31 +00:00
Stefan Reinauer 66c335b8cc fix cardbus interrups (signed off by Nick Barker) 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2408 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2006-09-13 07:55:23 +00:00
Stefan Reinauer 613cb6171f - fix irq routing for epia-mii cardbus slot. (signed off by Nick Barker) 
- some minor cleanups


git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2407 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2006-09-13 07:52:41 +00:00
Ronald G. Minnich 9cf0050d68 Slow down the clock, per Tom Sylla 
Signed-off-by: Ronald G. Minnich


git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2406 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2006-09-13 04:33:07 +00:00
Ronald G. Minnich 9cf642bad3 fix for qemu northbridge, from Ed Swierk 
Signed-off-by: Ronald G. Minnich


git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2405 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2006-09-13 04:12:35 +00:00
Ronald G. Minnich aefa3d74f9 warm boot patch from richard smith. 
signed-off-by: Ronald G. Minnich


git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2404 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2006-09-13 01:57:47 +00:00
ronald g. minnich 5ef4c598fb Fix the irq_tables 
signed-off-by: ronald g. minnich


git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2403 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2006-09-13 01:14:45 +00:00
ronald g. minnich cdb89be9e8 mods for qemu, these build 
signed-off-by: ronald g. minnich


git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2402 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2006-09-13 01:10:08 +00:00
Stefan Reinauer 3e03d03a17 hurry hurry before we might start 3.0 ;-) 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2400 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2006-09-08 16:34:51 +00:00
Ronald G. Minnich b59906c1e9 remove dangerous call to normal image; no backup on OLPC 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2399 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2006-09-07 15:31:27 +00:00
Stefan Reinauer 42fb3164ed Uwe Hermann: 
Here's a patch which makes all "option ROM_SIZE" lines use x*y format
which is a lot easier to read and modify, without having to use your
brain or a calculator ;-)

Tested with abuild, no errors.



git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2398 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2006-09-06 16:42:51 +00:00
Stefan Reinauer ca98f32dd5 Add support for ITE it8705f from Uwe Hermann 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2397 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2006-09-06 16:15:02 +00:00
Stefan Reinauer 2073ce2675 Patch from Uwe Hermann: 
* support for it8716f. 
* minor fixes for it8712f, it8671f, it8673f



git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2396 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2006-09-06 16:12:39 +00:00
Stefan Reinauer 61be08bd3e merge latest code from Uwe Hermann 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2394 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2006-08-29 17:41:14 +00:00
Stefan Reinauer abaf71a2d5 it8661f support from Uwe Hermann 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2393 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2006-08-29 00:45:42 +00:00
Richard Smith bcd1f2310d - Much better USB P4 fix. 
This one actualy works.  You cannot just go mucking about with stuff that the VSA
has under its thumb.  Bad Things happen.  This does it the VSA way.



git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2392 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2006-08-28 16:18:32 +00:00
Stefan Reinauer 6af77aeb40 Support for two new ITE superio parts: it8712f 
and it8673f from Uwe Hermann.


git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2391 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2006-08-25 19:29:57 +00:00
Richard Smith fa60e7f9d0 - USB P4 as host fix 
This should make the USB P4 work as a USB host



git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2389 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2006-08-25 16:14:31 +00:00
Richard Smith 64443b8c49 - fix a silly pointer dereference thinko in my previous commit 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2388 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2006-08-25 14:06:48 +00:00
Richard Smith 59ba228f92 - Added suport for enabling USB P4 on the olpc 
USB P4 is disabled by default and we need to setup the mux bits proper
to make it work.  This is the frame work for that.  All thats needed
is the right address values



git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2387 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2006-08-25 05:01:30 +00:00
Stefan Reinauer eca92fb371 Uwe Hermann: 
here's a patch which replaces all DOS newlines with Unix newlines, and
removes some useless $Rev$, $Id$, and $Header$ tags.
(part 1)



git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2385 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2006-08-23 14:28:37 +00:00
Stefan Reinauer 6a1540b606 enable graphs created by dot. 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2384 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2006-08-23 11:47:58 +00:00
Ronald G. Minnich 1ac1cf527d delete unused device. 
set rom to 512k


git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2381 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2006-08-18 19:25:25 +00:00
Ronald G. Minnich 8a02b7d54e add smsc part. Mod sun board to use smsc part for now 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2380 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2006-08-17 20:31:09 +00:00
Ronald G. Minnich bff323b93b updates to make gx1 IRQ map work. not tested; 
signed-off-by: Ronald G. Minnich


git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2379 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2006-08-16 14:38:00 +00:00
Stefan Reinauer 157e1ab47c share decompression code. 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2378 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2006-08-16 14:22:10 +00:00
Stefan Reinauer 60146861aa this file is already included by auto.c on all targets. 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2377 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2006-08-15 13:52:51 +00:00
Stefan Reinauer 9d65e6ec02 cleanup patch from Uwe Hermann. 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2375 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2006-08-11 23:48:14 +00:00
Stefan Reinauer 4c556c5ccb fix serial initialization (from Uwe Hermann) 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2371 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2006-08-10 09:38:39 +00:00
Ronald G. Minnich af9cd4d0cf change from AMD for the IRQ10 problem. 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2370 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2006-08-10 03:23:48 +00:00
Ronald G. Minnich 08af3f535d mods for the ultra40 bringup. This now builds. 
amd gx2 north -- don't set anything in the north, it conflicts with vsa
settings. So we have our own pci_set_resources that is essentially a
no-op -- just calls the kids. 

olpc rev_a config -- DISABLE the compressed rom stream. This SHOULD NOT
have been set -- it is untested and caused real trouble. 


git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2369 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2006-08-09 02:21:49 +00:00
Ronald G. Minnich e53d03c211 fix up the links for the ultra 40 -- i/o on ht 1 on each cpu 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2368 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2006-08-08 21:42:18 +00:00
Ronald G. Minnich a758acab7f fix up config space. 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2367 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2006-08-08 18:02:12 +00:00
Ronald G. Minnich 90e68aef68 initial work on sunw ultra40. It's wrong :-) 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2366 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2006-08-07 20:02:02 +00:00
Stefan Reinauer 4253844428 add support for ite/it8671f superio from Uwe Hermann. 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2365 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2006-08-07 16:48:11 +00:00
Stefan Reinauer ac4ca2b17e p2b uses i82371eb as well. 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2364 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2006-08-04 08:58:17 +00:00
Stefan Reinauer a14b46895c final rename orgy. sorry for the inconvenience. This should fix it again 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2363 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2006-08-04 07:50:59 +00:00
Stefan Reinauer c76b85d6a7 ouch. it's 8_2_371. I'll fix it. This commit breaks compilation 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2362 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2006-08-04 07:47:28 +00:00
Stefan Reinauer d34758f05a rename southbridge i440bx to its actual name i8371eb 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2361 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2006-08-04 07:45:45 +00:00
Indrek Kruusa 8e3464109e Changelog: 
* src/cpu/amd/model_lx/model_lx_init.c
  L2 cache initialization removed (moved to northbridge.c)
* src/include/cpu/amd/lxdef.h 
  more checked values
* src/northbridge/amd/lx/northbridge.c
  L2 cache initialization added
  cpubug() commented out
* src/northbridge/amd/lx/raminit.c
  empty function sdram_set_registers() is in use, don't remove
* src/mainboard/artecgroup/dbe61/Config.lb
  irqmap changes
* src/mainboard/artecgroup/dbe61/irq_tables.c
  tentative changes to irq table (currently not in use)
* src/mainboard/artecgroup/dbe61/mainboard.c
  irq assigned manually to NIC
* src/mainboard/artecgroup/dbe61/Options.lb
  gcc 4.0 is OK
* targets/artecgroup/dbe61/Config.lb
  64K for VSA is OK at moment
 
Signed-off-by: Indrek Kruusa <indrek.kruusa@artecdesign.ee>
Signed-off-by: Andrei Birjukov <andrei.birjukov@artecdesign.ee>



git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2360 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2006-08-03 16:48:18 +00:00
Stefan Reinauer 8ad7c06535 slightly changed C.D. Hailfinger's precompressed rom stream patch 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2359 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2006-08-03 16:19:27 +00:00
Jonathan McDowell 085cb4b4ca Allow setting of serial port speed in EPIA-M config file. 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2357 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2006-08-02 12:46:13 +00:00
Jonathan McDowell 5eca3489b7 Add newer Via Nehemiah stepping levels. 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2356 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2006-08-02 12:26:47 +00:00
Indrek Kruusa f4c0b596a2 Geode LX: this patch adds configuration/status/self-test MSR definitions 
for L2 cache and fixes wrong  P2D defines.
This also patch adds L2 cache initialization for Geode LX CPU.

Signed-off-by: Indrek Kruusa <indrek.kruusa@artecdesign.ee>
Signed-off-by: Stefan Reinauer <stepan@coresystems.de>



git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2355 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2006-08-02 11:30:32 +00:00
Richard Smith d7088c459c - Fix some copy bugs and thinkos in the i440bx SMbus 
read code.  SBbus reads to RAM now work. Yah!  
- Rename the register constants to something I can look at 
more easily.
- Make the logic flow match the flow from V1 assembly 
- #if 0 out other SMbus functions that are still broken.



git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2353 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2006-07-30 00:23:20 +00:00
Richard Smith 01789b630f - fixup Bitworks/IMS to use private copy of SMbus debug routines 
Re-enable the SPD dump routine in this Bitworks/IMS code and make
it work like the Asus/p2b.  This avoids having to hack the
sdram/generic_dump_spd.c for a single mem controller.



git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2352 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2006-07-29 18:01:43 +00:00
Richard Smith 924f92faa2 - Add support _framework_ for the Asus p2b. 
- New superIO winbond/w83977tf
- Add single memory controller SBbus debug routine
into a file private to the i440bx

This adds support the start of support for an Asus p2b
mainboard.  Current limitations are the same as for the 
Bitworks IMS board.  Reads from the SMbus don't work.

Moving dump_spd_registers() into its own private copy
solves the problem of having to go hack on the version that
included in src/sdram to only do one memory controller.




git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2351 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2006-07-29 17:40:36 +00:00
Ron Minnich 5e9dc23120 This patch adds support for the AMD LX cpu. 
There is one global change to pci_ids.h. The rest are changes for LX. I
ran abuild and it is ok.  Not all artec design changes are included as
some of them would adversely affect other mainboards. Indrek will need
to test.


Signed-off-by: Ron Minnich
Signed-off-by: Indrek Kruusa, indrek.kruusa@artecdesign.ee, artec
design. 


git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2350 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2006-07-28 16:06:16 +00:00
Ronald G. Minnich 59fc4db642 "Hey Ron - Attached is a simple patch that enables the upper banks on the 
UART.  If the upper banks are enabled, then the Linux 8250 driver knows
how to set baud speeds greater then 115200.  This was prompted by David
Woodhouse.

Jordan"




git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2348 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2006-07-27 04:05:43 +00:00
Richard Smith cb8eab482f add framework for i440bx chipset 
add support for NSC pc87351 SuperIO
add Bitworks/IMS manboard config

This is a very basic framework for the i440bx chipset and the 
Bitworks IMS board that uses it.  Most things are 
structure only.

Known issues:
- SMbus reads to the RAM SPD come back
all zero.
- dump_spd_registers() is commented out since it breaks with
the default setting of generic_dump_spd.c where it wants
2 memory controllers.



git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2347 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2006-07-24 04:25:47 +00:00
Ronald G. Minnich 4788effb04 restore the old code for enabling flash. The new amd code did not work. 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2346 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2006-07-21 23:21:01 +00:00
Ronald G. Minnich da7ee9fa07 These changes incorporate steve goodrich'es fixes, and one bug that is 
disabled. 

cs5536: add new entires for SB  control etc. 
cs5536.c: chip_enabled function moved to chip_init, so it only gets run
once.
IRQ setup improved
gx2def.h: new defines added
vr.h: new file, with new def's for virtual register control. 
mainboard config.lb: new entries added for nb and sb control.
chipsetinit.c: new controls added -- I forget all the details :-)
grphinit.c: new function added
northbridge.c: new IRQ control added. FlashChipSetup added, controlled
by chip info setupflash struct member. Currently, if enabled, this hangs
OLPC in linux PCI scan.
chip.h: new struct members added for unwanted device enable, flash setup 


git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2345 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2006-07-21 19:21:38 +00:00
Stefan Reinauer 87f194dd9e this code is for writing the mp table, so only execute it when 
we actually have one. 


git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2343 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2006-07-19 16:58:43 +00:00
Stefan Reinauer 4f1cb23426 move mptable to 960k to 1M 
https://openbios.org/roundup/linuxbios/issue55

This patch is a little bit enhanced, it keeps the ppc table consistent,
which Yinghai's original patch did not.



git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2342 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2006-07-19 15:32:49 +00:00
Stefan Reinauer 792ebfecd3 closing issue 44: rename ram clocks in cmos.layout 
https://openbios.org/roundup/linuxbios/issue44



git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2340 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2006-07-19 14:26:41 +00:00
Stefan Reinauer ef0a24381b fixing aruma build as suggested by mail ;-) 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2339 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2006-07-18 18:09:36 +00:00
Stefan Reinauer f780d02295 sorry for the inconvenience. this is a test commit. 
breaking a build is intentional. It will be fixed in a bit.



git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2338 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2006-07-18 16:53:19 +00:00
Stefan Reinauer e26d66e9dd fix handling of mkelfImage'd binaries 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2337 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2006-07-11 09:04:52 +00:00
Ronald G. Minnich 707097fc1c fix interrupt for f5 (ehci) 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2335 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2006-06-27 02:26:06 +00:00
Ronald G. Minnich aad235e906 changes per steve goodrich. 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2334 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2006-06-27 01:38:17 +00:00
Ronald G. Minnich 92e8b809b4 fix typo on duplicate line. 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2331 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2006-06-24 14:46:26 +00:00
Stefan Reinauer 5560a34c88 fix compilation of s2892. 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2330 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2006-06-23 20:10:21 +00:00
Ronald G. Minnich 53a00b7138 match settings per steve goodrich. 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2329 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2006-06-23 03:39:10 +00:00
Ronald G. Minnich 88fb1a6c37 set up interrupt values for the southbridge, and add a function to 
manage them. Make pci_level_irq global. Add value settings for OLPC
rev_a board. Comment out no-longer-needed code in olpc mainboard.c 
-- it is replaced by the settings in Config.lb, and the support
in cs5536.c


git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2328 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2006-06-22 04:37:27 +00:00
Ronald G. Minnich 9d0b30dd2b Fixes from AMD. Tested to build on rumba and olpc, and builds. 
Tested to booting linux on olpc, and boots. 


git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2327 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2006-06-20 03:53:54 +00:00
Stefan Reinauer 1f96360315 delete two empty files 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2326 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2006-06-18 07:44:45 +00:00
Stefan Reinauer 3951027f57 * delete two empty files 
* commit SMM lock code.


git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2325 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2006-06-18 07:41:48 +00:00
Ronald G. Minnich 2d7bb59018 fix idiiot typo I did not catch. 
add support for conditional enable of uarta interrupt.



git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2324 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2006-06-18 02:28:07 +00:00
Ronald G. Minnich 48415d5cf6 add irq mapper support for OLPC and other boards that need this mapping 
done for the gx2 north. tested on OLPC. 


git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2323 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2006-06-18 01:29:42 +00:00
Stefan Reinauer 6ab0fa9fed add k8 processor name handling as required by the k8 revision guide. 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2322 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2006-06-14 23:22:04 +00:00
Ronald G. Minnich fd14d4414a remove erroneous cache disable. 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2320 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2006-06-14 13:56:28 +00:00
Ronald G. Minnich 73c92a4a7c ron forget an svn add. 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2319 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2006-06-12 20:37:33 +00:00
Ronald G. Minnich 90dc0db6de Get rid of #if 01 and debug prints that are compiled out. 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2318 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2006-06-12 20:36:51 +00:00
Ronald G. Minnich fb93749642 changes from AMD for making OLPC video work. 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2316 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2006-06-10 22:57:15 +00:00
Ronald G. Minnich 890ee09a32 further development of OLPC. Set vsm size to 35k. add PCI IRQ for USB. 
Set linuxbios size to 28k. Drop debug level to 8.



git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2315 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2006-06-08 14:19:49 +00:00
Stefan Reinauer 2d1fe3700e fix two mainboards that have been broken by someone who does not use abuild.sh 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2313 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2006-05-26 16:23:00 +00:00
Ronald G. Minnich b5fcfdbf89 add DK8HTX support. 
VSAs now required to be nrv2 compressed


git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2312 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2006-05-25 22:08:23 +00:00
Stefan Reinauer d0cffada3c fix broadcom/blast, tyan/s2735, tyan/s2891, tyan/s2895 broken by r2307 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2311 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2006-05-25 12:40:03 +00:00
Yinghai Lu 9dd8d56192 co processor support with s2891 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2310 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2006-05-18 17:09:14 +00:00
Yinghai Lu 9a8e36da2d init the ECC for BSP and AP at the same time. So reduce init cpus time 
from 2.1x to 1.1x or from 4x(SERIAL_CPU_INIT) to 1.1x  


git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2309 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2006-05-18 17:02:17 +00:00
Yinghai Lu 2b396cdcf2 add option to decide to use onboard vga or addon card. 
CONFIG_CONSOLE_VGA_ONBOARD_AT_FIRST


git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2308 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2006-05-18 16:54:30 +00:00
Ronald G. Minnich bad9d105cf cleanup some of the compressed rom stream ugliness -- more to do! 
olpc and rumba can now boot linux out of flash. vsa was resized to 64K. 
olpc and rumba now used compressed payload -- thanks stefan!


git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2307 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2006-05-18 03:07:16 +00:00
Ronald G. Minnich 5d573c28e7 Commit for IDE NAND FLASH 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2306 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2006-05-16 02:51:16 +00:00
Ronald G. Minnich 98e904ea7c OLPC now builds and works just fine. 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2305 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2006-05-15 04:44:15 +00:00
Ronald G. Minnich b9a335cb9b correct it, finally. 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2304 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2006-05-12 20:05:08 +00:00
Ronald G. Minnich 6084160f2d memory size in cf07 
goodrich pll code
disable havedmi


git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2303 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2006-05-12 18:42:34 +00:00
Ronald G. Minnich 49a89f19f2 Use a real variable to configure rom base for vsa ... 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2301 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2006-05-06 02:54:45 +00:00
Ronald G. Minnich 694d20e2d6 This is to enable COM1 early. 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2299 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2006-05-05 18:18:33 +00:00
Ronald G. Minnich 1656c18d76 reorder early startup so that it might work. 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2298 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2006-05-05 03:54:31 +00:00
Ronald G. Minnich 070a10f759 mods for early printing on OLPC 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2297 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2006-05-04 23:05:49 +00:00
Stefan Reinauer ab4f5d0c10 fix the tree 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2296 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2006-05-04 10:08:04 +00:00
Yinghai Lu 7ac38a33f6 don't wait core0 started twice 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2295 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2006-05-04 01:05:22 +00:00
Yinghai Lu 52377deec0 core range and set_init_ram_access 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2294 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2006-05-04 00:58:14 +00:00
Yinghai Lu b73fd56488 rm unused file 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2293 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2006-05-04 00:48:49 +00:00
Yinghai Lu 608d4b2c44 merge zrom to rom_stream and print olen ilen 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2292 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2006-05-04 00:47:15 +00:00
Stefan Reinauer 4c47532134 oops! Slap me on the head for this one. Quick fix for ward until 
YhLu's suggestions are all there..


git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2291 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2006-05-03 23:10:00 +00:00
Ronald G. Minnich c01fe5d1b6 more changes; rumba enet works fine now. 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2290 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2006-05-03 03:30:23 +00:00
Stefan Reinauer dc7b71cffa enable compressed payload per default 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2289 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2006-05-02 12:07:36 +00:00
Stefan Reinauer ead73689db add automatic payload compression method to LinuxBIOS 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2288 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2006-05-02 12:05:13 +00:00
Ronald G. Minnich d3ba4aaa24 Fall back to pre-broken settings and setup for GX2. 
We lost a few things, but this is still worth it.


git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2287 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2006-05-02 03:07:11 +00:00
Stefan Reinauer ae3cbe951b typo 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2286 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2006-04-29 00:12:30 +00:00
Li-Ta Lo 64f07fb21c remove more code 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2285 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2006-04-27 20:44:53 +00:00
Li-Ta Lo c1a4b2b0e5 code cleanup, comments added 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2284 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2006-04-27 18:40:15 +00:00
Ronald G. Minnich b947b14734 more code removal and removal of incorrect register settings. 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2283 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2006-04-27 17:46:27 +00:00
Ronald G. Minnich 94571a4767 removing redundant and unneeded calls to functions. 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2282 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2006-04-27 17:37:23 +00:00
Ronald G. Minnich 3716427e7f we don't need msr_init 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2281 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2006-04-27 15:10:55 +00:00
Li-Ta Lo b7a09b4f19 some todo and comment for ron. 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2280 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2006-04-26 22:07:16 +00:00
Ronald G. Minnich 417d8c44f9 set irq options. 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2278 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2006-04-25 20:05:38 +00:00
Ronald G. Minnich cf120d1a89 builds and should do the right things for sb for interrupt routing. 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2277 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2006-04-25 19:57:39 +00:00
Ronald G. Minnich 1c2f49e74a to give ollie a look. 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2276 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2006-04-25 19:40:20 +00:00
Ronald G. Minnich 5ee2bbb90c fix the msr.lo for olpc 0x20000019 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2275 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2006-04-25 04:07:44 +00:00
Stefan Reinauer 6c20eb4400 hex values with 0x prefix 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2274 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2006-04-24 16:56:05 +00:00
Richard Smith 2a7352cb9d Adds a CONFIG_MAX_PCI_BUSES to pci_locate_device() 
Default is 255.

This allows mainboard configs for working across various groups
of boards that differ a device that may not loaded.

If you search for a device that is not loaded and max buses is 255
then there can be up to a 8 second delay to search the entire PCI space.
Board configs that know thier max bus can limit this search space.


git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2273 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2006-04-23 23:12:21 +00:00
Ronald G. Minnich 2f19800268 fix so that olpc uarts come up enabled. 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2272 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2006-04-23 19:21:12 +00:00
Jonathan McDowell 496450c4eb Lower debug progress messages in vt8623 init to debug level rather than error. 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2270 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2006-04-21 16:43:06 +00:00
Li-Ta Lo a910a3a022 more 5536 -> 5536 conversion 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2269 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2006-04-20 22:54:32 +00:00
Li-Ta Lo bbdaeaf55c change to 5536 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2268 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2006-04-20 21:40:20 +00:00
Li-Ta Lo 32c315b1ef change to 5536 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2267 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2006-04-20 21:38:14 +00:00
Li-Ta Lo b8f4f8891d remove dup files 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2266 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2006-04-20 21:32:43 +00:00
Li-Ta Lo 5d69896c87 add cs5536 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2265 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2006-04-20 21:31:47 +00:00
Li-Ta Lo 05c0869fac boot to kernel 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2264 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2006-04-20 21:26:01 +00:00
Li-Ta Lo 37784b429d added cs5536 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2263 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2006-04-20 21:22:40 +00:00
Li-Ta Lo bc5a821f1e add cs5536 directory 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2262 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2006-04-20 21:21:25 +00:00
Li-Ta Lo 5c97d78b1a add cs5536 directory 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2261 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2006-04-20 21:21:13 +00:00
Li-Ta Lo 965b5ad85b resolve conflict 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2260 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2006-04-19 15:11:01 +00:00
Ronald G. Minnich 36c00aa39b fix adjustment for sizeram 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2259 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2006-04-18 22:40:53 +00:00
Ronald G. Minnich 61083dad0f add back in missing line 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2258 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2006-04-18 21:34:32 +00:00
Ronald G. Minnich 55e10fe3a4 set up timing 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2257 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2006-04-18 21:21:10 +00:00
Ronald G. Minnich 170ce333ca add ram resources 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2256 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2006-04-18 20:42:58 +00:00
Ronald G. Minnich df46cb205d added the olpc target and support 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2255 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2006-04-18 16:36:58 +00:00
Ronald G. Minnich ea9db56d0e add SystemPreInit() and support 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2254 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2006-04-13 19:44:50 +00:00
Li-Ta Lo d8d8fffa0e minor modification 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2253 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2006-04-13 17:00:38 +00:00
Stefan Reinauer cf648c9a99 this was in my queue since 2005/10/26 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2252 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2006-04-11 19:23:57 +00:00
Stefan Reinauer fbce0ffb92 small fixes to get Ward Vandewege's Tyan board booting. 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2251 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2006-04-11 18:36:42 +00:00
Ronald G. Minnich 4b8cf1d30a added chipsetinit function, many defines. addec call to chipsetinit to 
northbridge.c
builds fine on lippert


git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2250 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2006-04-10 23:32:23 +00:00
Ronald G. Minnich 45f6c5e3d4 add cpureginit to romcc code. 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2249 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2006-04-10 16:40:19 +00:00
Ronald G. Minnich 526b2c429e clean up gx2def.h a bit. 
Add cpureginit.c
added called to cpureginit to model_gx2_init.c


git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2248 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2006-04-10 16:14:19 +00:00
Stefan Reinauer 5346533656 drop unsupported momentum apache board. Check 
http://snapshots.linuxbios.org/stats/abuild-LinuxBIOSv2-2247.log



git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2247 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2006-04-08 10:04:43 +00:00
Yinghai Lu 2a9fcb79f4 15->11 for device num 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2246 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2006-04-07 20:35:39 +00:00
Ronald G. Minnich 4223188335 add support for GLIUInit() 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2245 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2006-04-07 16:55:20 +00:00
Ronald G. Minnich 40fedaf6a9 add northbridgeinit, also add new constants. 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2244 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2006-04-06 23:35:52 +00:00
Stefan Reinauer 29e2726c4a pseudo fix xe7501devkit 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2243 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2006-04-06 22:50:26 +00:00
Ronald G. Minnich f01f154635 fix constants style 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2242 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2006-04-06 21:45:24 +00:00
Stefan Reinauer 84e4bf69c7 interesting behavior, i thought svn could do moves. 
the result should be ok though..

the purpose is dropping the old i82801er southbridge code
and using the ich5r code instead because its the same chip
but the code looks more solid and is used by many more systems.

Some of the old i82801er features have been ported (like hpet enable)



git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2241 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2006-04-06 21:40:36 +00:00
Stefan Reinauer 966d0e6d70 break the tree really quick due to svn restrictions, next commit fill fix it 
again.



git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2240 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2006-04-06 21:37:10 +00:00
Ronald G. Minnich 44f72eb3a3 add bug support for 2.1 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2239 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2006-04-06 20:45:10 +00:00
Li-Ta Lo 69085400f1 reformat 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2238 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2006-04-06 20:23:29 +00:00
Li-Ta Lo 5917c62749 more fix for vsm, not working yet 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2237 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2006-04-06 20:19:04 +00:00
Li-Ta Lo 8854d30d6e did I commit the last change? 
try to fix 0x10000026


git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2235 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2006-04-03 22:20:05 +00:00
Yinghai Lu 81efd7ab6d comment out reset from MB Config 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2234 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2006-04-03 21:29:48 +00:00
Yinghai Lu b66f54ac6e comment out reset in MB Config 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2233 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2006-04-03 21:24:05 +00:00
Yinghai Lu 9a791dffea new cache_as_ram support 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2232 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2006-04-03 20:38:34 +00:00
Richard Smith ffb7d8a31a - Adds support for the Advantech eval board. Configuration was produced 
on a SOM-DB2301 baseboard with a SOM-2354 cpu module.

- Also does a slight tweak to the ram test code to make it more
obvious when it fails.


git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2231 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2006-04-01 04:10:44 +00:00
Stefan Reinauer c3efd138a7 trying to translate some of this. 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2228 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2006-03-26 17:13:31 +00:00
Stefan Reinauer 96f8fb5723 make older winbond chips work reliably. 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2227 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2006-03-23 19:26:40 +00:00
Ronald G. Minnich 1a971bddcf fix bit-twiddling errors on msr 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2226 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2006-03-22 17:30:48 +00:00
Ronald G. Minnich 96cb656806 added this file 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2225 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2006-03-22 16:25:49 +00:00
Ronald G. Minnich cd6985bce3 vsm can be called now, and then hang. 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2224 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2006-03-21 23:24:33 +00:00
Ronald G. Minnich 7f809097f8 add vsm support 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2223 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2006-03-21 15:24:46 +00:00
Ronald G. Minnich e4ad801495 cpubug is fine. 
adding vsm support now.


git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2222 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2006-03-21 03:38:53 +00:00
Ronald G. Minnich 316ea53e29 fix conflich 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2221 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2006-03-20 22:20:09 +00:00
Li-Ta Lo af9484a2a8 resolve conflict 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2219 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2006-03-20 21:18:53 +00:00
Ronald G. Minnich db44be9405 added definitions. added cpubug support. added object. Commented out 
msr set in northbridge that conflicted with the cpubug support. 


git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2218 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2006-03-20 20:49:34 +00:00
Stefan Reinauer 1293041db0 some more information on the ts series 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2217 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2006-03-20 19:02:31 +00:00
Ronald G. Minnich c4ca49bfec add a define 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2216 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2006-03-20 17:31:02 +00:00
Stefan Reinauer e2632fdbb9 redo ts5300 auto.c 
add ts5300 flag as comment in flashrom utility Makefile


git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2215 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2006-03-19 22:30:42 +00:00
Stefan Reinauer 3cb4dc9c6b small cleanup attempt in sc520 code. there needs to be some major spring 
cleaning


git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2214 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2006-03-19 17:50:54 +00:00
Stefan Reinauer 677267a82a small ts5300 update, fix endian problem in dummmcr. 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2213 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2006-03-18 00:10:29 +00:00
Ronald G. Minnich 34407063c2 added initial msr support 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2212 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2006-03-17 23:03:04 +00:00
Stefan Reinauer dba3f846f0 - sc520 updates. move PAR setup to mainboard auto.c 
- some ts5300 code. Let's push this upstream for now.
- fix a typo in device.c


git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2211 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2006-03-17 22:48:23 +00:00
Li-Ta Lo 042f0430d3 resolving conflict with Ron's work 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2209 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2006-03-17 20:11:38 +00:00
Li-Ta Lo a5ce2341ec reformating, we are going to use it for 
vsa on geode GX.

There was some bug in setting up stack, what was that?


git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2208 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2006-03-17 19:52:52 +00:00
Stefan Reinauer 410075e0f1 fix mmcrval, small cosmetics to raminit 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2207 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2006-03-17 18:32:10 +00:00
Ronald G. Minnich ec5b166f41 add in the msr configuration 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2206 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2006-03-16 22:23:03 +00:00
Ronald G. Minnich 426da0bc45 stupid svn failed. 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2201 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2006-03-15 23:40:30 +00:00
Ronald G. Minnich fb7f4cf410 disable watchdog, and it goes much better! 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2200 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2006-03-15 00:19:03 +00:00
Ronald G. Minnich a83b9762fc for different pll values. 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2199 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2006-03-14 20:17:35 +00:00
Ronald G. Minnich a41ff52ba9 Make the pll stuff parameterized. 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2198 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2006-03-14 20:01:51 +00:00
Ronald G. Minnich c994c973c6 Fix for nehemiah 
other fixes for gx2 ram init. 

support for sharplfg00l04 -- not working yet.


git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2197 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2006-03-14 19:58:14 +00:00
Ronald G. Minnich d96e098def go with newer auto.c ... 
but it fails


git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2196 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2006-03-14 00:11:59 +00:00
Li-Ta Lo 71e3326b9c added pll_reset.c 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2195 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2006-03-13 22:20:29 +00:00
Li-Ta Lo a413ecc6cd added early_setup.c 
removed some messages


git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2194 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2006-03-13 22:18:39 +00:00
Li-Ta Lo 070a1e02d0 correct __ROMCC__ 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2193 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2006-03-13 22:00:21 +00:00
Li-Ta Lo 71eae20b30 failed attempt to do early init for cs5535. Almost there but 
still get garbage reading smbus.


git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2192 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2006-03-13 21:58:43 +00:00
Li-Ta Lo ec9cdc980f I am so stupid to mix up logical and bitwise NOT. 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2191 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2006-03-02 21:33:01 +00:00
Li-Ta Lo 416b3d76cd add smbus access routing for cs5535 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2190 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2006-03-02 18:02:24 +00:00
Ronald G. Minnich 74f36096ae a few new items and mods for ollie 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2189 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2006-03-01 16:11:05 +00:00
Li-Ta Lo c0fe3190c4 remove more unused code 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2188 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2006-02-28 23:07:27 +00:00
Li-Ta Lo b2528aa653 remove unused GX1 asm code 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2187 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2006-02-28 16:30:41 +00:00
Li-Ta Lo bab9446dfd semi working with random 1 bit error 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2186 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2006-02-28 15:39:25 +00:00
Li-Ta Lo a51e6f1e56 more GX2 commit 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2185 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2006-02-27 18:28:30 +00:00
Ronald G. Minnich 981367932d rename files 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2184 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2006-02-24 17:23:46 +00:00
Li-Ta Lo 108dd2c01e preliminary GX DRAM initization. It is not working yet. 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2181 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2006-02-23 21:39:19 +00:00
Ronald G. Minnich 394e7c416b added new superio. added new simple util. 
modified dell 1850


git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2178 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2006-02-22 22:12:21 +00:00
Stefan Reinauer 7db27ee648 gcc 4.1 fixes. 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2177 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2006-02-19 14:43:48 +00:00
Yinghai Lu afd34e61ac serverworks HT1000/HT2000, bcm5785/5780 support 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2176 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2006-02-16 17:22:19 +00:00
Ronald G. Minnich 4d5865d3d4 this gets us to working serial output. 
memory is next.


git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2175 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2006-02-13 20:20:28 +00:00
Ronald G. Minnich d2e1326776 frontrunner now builds 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2174 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2006-02-11 22:12:17 +00:00
Ronald G. Minnich e0aea3bbed lippert frontrunner 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2172 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2006-02-11 22:07:44 +00:00
Ronald G. Minnich 566bf71d5b add this file 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2171 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2006-02-06 17:07:59 +00:00
Ronald G. Minnich 41bac28115 make doxygen work 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2170 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2006-02-06 16:16:46 +00:00
Ronald G. Minnich b7ac85c30d This is the change so that we can readable ldscript.ld 
amd/rumba now builds.




git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2169 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2006-01-28 22:01:56 +00:00
Ronald G. Minnich 0f1e9ea0b6 GX2 builds 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2168 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2006-01-28 20:05:37 +00:00
Ronald G. Minnich 1baf784329 added GX2 ids 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2167 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2006-01-28 20:03:14 +00:00
Ronald G. Minnich 6f9f977cce rename 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2166 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2006-01-28 19:56:25 +00:00
Ronald G. Minnich f8a1228872 rename 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2165 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2006-01-28 19:55:01 +00:00
Ronald G. Minnich 2bb216a880 adding preliminary, and almost certainly wrong, rumba support. 
This is just a skeleton, basically, and will most likely not even 
compile yet.


git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2164 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2006-01-27 23:46:30 +00:00
Ronald G. Minnich 05c743a5eb fixed apic cluster. 
It's still busted.


git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2163 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2006-01-19 23:01:07 +00:00
Ronald G. Minnich 264e84adb8 fix stupid bug with unitialized conf variable 
disable agp slot in config.lb
fix error in setting up com1 == should be TTYS0_BAUD
note that the uart8250 struct is a bad design, but so is the 
uart8250 code.


git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2161 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2006-01-18 17:12:44 +00:00
Ronald G. Minnich e800b91f38 Typo 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2160 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2006-01-17 21:12:03 +00:00
Ronald G. Minnich ce0c9686d9 First, a FATAL error, that blows up your BIOS, should NEVER FAIL to 
provide more information. The printk_debug in that failure case is now
a printk_error. 

The msm stuff is for debugging.


git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2159 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2006-01-17 21:04:53 +00:00
Yinghai Lu 3a68aeb903 don't need copy_secondary_start_to_1m_below for non-smp 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2158 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2006-01-09 20:42:50 +00:00
Yinghai Lu eef3f955c4 enable bsp apic id lifting regarding ioapic setup 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2157 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2006-01-06 01:56:25 +00:00
Yinghai Lu b8170f7299 add the dest cpu apic id in ioapic setup so we can lift the bsp apic id 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2156 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2006-01-06 01:55:42 +00:00
Stefan Reinauer d6edf7a904 update comments 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2155 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2006-01-05 00:19:52 +00:00
Stefan Reinauer f1c0fc7ff2 latest agami/aruma changes. Compiles but won't boot yet 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2154 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2006-01-05 00:18:41 +00:00
Yinghai Lu 0571a95262 CONFIG_LB_TOPK 8M above support 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2153 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2006-01-04 20:42:49 +00:00
Yinghai Lu 815ced3f7a 1M boundary for _RAMBASE=1M, and CONFIG_LB_TOPK 8M above support 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2152 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2006-01-04 20:41:05 +00:00
Yinghai Lu 260f1cc55d typo 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2150 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2006-01-04 01:06:13 +00:00
Yinghai Lu 5e4d08ee65 type error fixed... 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2149 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2006-01-04 01:02:17 +00:00
Yinghai Lu 6c02eb2cb5 indirect jmp with * 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2145 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2005-12-14 23:13:13 +00:00
Yinghai Lu 30576601f6 from issue 53: don't set TOM2 if 4G less mem installed, opt for init_ecc 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2144 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2005-12-14 20:16:49 +00:00
Yinghai Lu 6f63c0297c support HDT disassembly when cache as ram auto stage 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2143 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2005-12-14 20:08:23 +00:00
Yinghai Lu 72ee9b0ebe issue 51 and 52: set mtrr for ap before stop it, and _RAMBASE above 1M 
support and pgtbl after 1M support


git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2142 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2005-12-14 02:39:33 +00:00
Yinghai Lu f42e1770f9 make clear_1m_ram.c to support gcc 3 and gcc4 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2141 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2005-12-09 01:58:07 +00:00
Yinghai Lu 653ee54a88 fix bus problem with s2885 with issue 47 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2140 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2005-12-08 18:47:33 +00:00
Yinghai Lu c3b3600222 use CONFIG_LB_MEM_TOPK instead 1M hardcode from issue 50 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2139 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2005-12-07 19:02:45 +00:00
Yinghai Lu 73cc74e4f0 fix type error for s2895 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2138 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2005-12-07 16:35:49 +00:00
Yinghai Lu b3b1b2d3fb from issue 47, put chain on bus 0, 0x40, 0x80, 0xc0 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2137 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2005-12-06 23:40:58 +00:00
Yinghai Lu 968bbe89cd use hcdn to simplify the mptable.c and irqtable.c --- patch fro issue 
48


git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2136 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2005-12-06 23:34:09 +00:00
Li-Ta Lo 2c2d54479d corrected mptable according to factory DSDT 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2135 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2005-12-06 22:57:07 +00:00
Stefan Reinauer bbdd8f4a9f 1203_hcdn.diff: 
store every HT device unit id base and pass those info to acpi
https://openbios.org/roundup/linuxbios/issue46

Note: This version drops the two scripts a and c and creates the dsdt on
the fly from Config.lb using makerule




git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2134 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2005-12-04 21:52:58 +00:00
Stefan Reinauer 453dfdfdaf implement io based udelay function for all mainboards that lack an apic 
timer (or just failed otherwise due to missing udelay)


git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2131 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2005-12-04 17:50:32 +00:00
Stefan Reinauer a09ab6dc53 get ts5300 compiling, it's mostly a copy of msm586seg 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2130 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2005-12-04 17:08:31 +00:00
Stefan Reinauer 648e8da0c2 small gcc4 patches, some ts5300 updates 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2129 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2005-12-04 15:47:50 +00:00
Stefan Reinauer 20c6f631aa abuild changes to allow ignoring dummy directories and injecting architectures. 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2128 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2005-12-04 00:00:15 +00:00
Stefan Reinauer bbbfd9d190 smaller fixups here and there, allowing some motherboards to compile or 
to fail later than before. 
dos2unix'ed the xe7501devkit files, that might have caused some problems
before.


git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2127 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2005-12-03 23:48:17 +00:00
Stefan Reinauer bd25fe979b applied 1202_ldscript.diff from issue 45. This fixes images smaller than 64k 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2126 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2005-12-03 23:12:07 +00:00
Stefan Reinauer 4bd0de0b2e add cmos checksum range to linuxbios table 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2125 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2005-12-03 22:39:23 +00:00
Stefan Reinauer 0cf46ca215 small update, one comment adjusted, fix epia-m abuild. 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2124 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2005-12-03 19:07:35 +00:00
Stefan Reinauer 03d56cb18c issue 41 - fix up mainboard compilation. 
new serengeti_leopard specific code



git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2121 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2005-12-02 23:17:39 +00:00
Stefan Reinauer 373511b2f9 issue 41 - fix up motherboard compilation. There's always hope. 
1201_ht_bus0_dev0_fidvid_mb.diff part 1



git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2120 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2005-12-02 23:16:01 +00:00
Stefan Reinauer 563fc16860 backing out pci device renames 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2119 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2005-12-02 22:09:18 +00:00
Stefan Reinauer 7ce8c54e2b 1201_ht_bus0_dev0_fidvid_core.diff 
https://openbios.org/roundup/linuxbios/issue41
Lord have mercy upon us.




git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2118 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2005-12-02 21:52:30 +00:00
Stefan Reinauer f5183cfa19 Applying YhLu's patch from issue 37. 
a. apic id liftting to way that kernel like and let bsp
   to stay with 0
b. hw memhole: solve if hole_startk == some node
   basek
                 
This, together with the previous one will break most of 
the tree, but Yinghai Lu is really good
at fixing things, so...

   


git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2116 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2005-12-01 11:01:01 +00:00
Stefan Reinauer 806e146e75 Applying 11_26_car_tyan.diff from Yinghai Lu. 
NOTE: This will break the tree so it can be fixed up later



git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2115 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2005-12-01 10:54:44 +00:00
Stefan Reinauer 45065d90d9 fix intel jarrell build (no issue tracker number since trivial fix) 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2113 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2005-11-27 12:45:28 +00:00
Stefan Reinauer 6384a57e20 fix build for all supermicro boards. 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2112 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2005-11-27 12:11:59 +00:00
Stefan Reinauer f622d598db - Apply 11_24_a_s1_core.diff from 
https://openbios.org/roundup/linuxbios/issue24
- fix up for via epia-m



git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2110 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2005-11-26 16:56:05 +00:00
Stefan Reinauer af77a61a9c add another Via C3 cpu id reported by grzegorz@el-kom.pl 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2108 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2005-11-26 11:57:57 +00:00
Stefan Reinauer 6cc0e084ea first round of agami aruma merge 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2107 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2005-11-26 00:10:10 +00:00
Stefan Reinauer 444bc4b1c8 island -> agami 2/3 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2104 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2005-11-25 15:25:52 +00:00
Stefan Reinauer d5795f3d5c island goes agami 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2103 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2005-11-25 15:24:24 +00:00
Stefan Reinauer e0e137844a fix typos reported by Martin Ley 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2101 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2005-11-24 10:25:46 +00:00
Ronald G. Minnich 164586bad8 adding support for serengeti leopard 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2100 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2005-11-24 02:45:45 +00:00
Li-Ta Lo c7a96514e3 added missing microcode.h 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2098 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2005-11-23 21:51:30 +00:00
Ronald G. Minnich d6bd192f6c remove rev f ifdef 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2097 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2005-11-23 21:12:47 +00:00
Ronald G. Minnich fb0a64ba77 CAR patch from YH LU 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2096 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2005-11-23 21:01:08 +00:00
Ronald G. Minnich 872141a402 Split out microcode updates. 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2095 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2005-11-23 20:52:43 +00:00
Ronald G. Minnich ed1f9a75b3 missed these. 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2093 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2005-11-23 05:09:42 +00:00
Ronald G. Minnich 9b6b3d22a2 issue 25, various AMD patches 
Signed-off-by: Ronald G. Minnich


git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2092 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2005-11-23 04:56:36 +00:00
Ronald G. Minnich 9442591f42 fixed fsf address 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2091 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2005-11-22 16:47:40 +00:00
Ronald G. Minnich 43225bc804 EPIA-M fixup 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2090 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2005-11-22 00:07:02 +00:00
Ronald G. Minnich 86cbd33837 This was posted on issue tracker and approve by ron minnich 
Signed-off-by: Ronald G. Minnich


git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2089 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2005-11-21 23:22:21 +00:00
Stefan Reinauer 7272fcb2a4 these were factored out. 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2088 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2005-11-17 13:45:46 +00:00
Stefan Reinauer 0d304c18e2 comment and unify lb_uint64 handling as discussed on the mailinglist 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2086 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2005-11-14 23:04:55 +00:00
Stefan Reinauer 2fd467ce3c reverting rev 2082 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2083 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2005-11-03 08:13:39 +00:00
Eswar Nallusamy ed00937103 ppc970 initial porting. 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2082 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2005-11-02 17:32:49 +00:00
Steven J. Magnani 987ca8e08c Make #defined constants more descriptive. 
This was missed in the checkin of raminit.c changes.

git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2080 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2005-10-28 18:59:04 +00:00
Jason Schildt 984bab5740 - Fixed fat-finger typo enable - enabled 
- Fixed abuild.sh to use larger size for ROM_IMAGE_SIZE.



git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2079 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2005-10-25 22:24:46 +00:00
Jason Schildt 737253bf12 - See Issue Tracker id-15 "lnxi-patch-15". 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2078 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2005-10-25 21:50:06 +00:00
Jason Schildt f274d94360 - See Issue Tracker id-13 "lnxi-patch-13". 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2077 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2005-10-25 21:46:09 +00:00
Jason Schildt fddf46f275 - See Issue Tracker id-12 "lnxi-patch-12". 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2076 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2005-10-25 21:45:17 +00:00
Jason Schildt cf6df2afb5 - See Issue Tracker id-11. 
- In addition:
	Kept K8_HT_FREQ_1G_SUPPORT
	to support older boards.



git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2075 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2005-10-25 21:41:45 +00:00
Jason Schildt 74cf993a54 - See Issue Tracker id-10 "lnxi-patch-10". 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2074 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2005-10-25 21:34:06 +00:00
Jason Schildt a922bac99c - See Issue Tracker id-9 "lnxi-patch-9". 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2073 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2005-10-25 21:33:00 +00:00
Jason Schildt 24ca17e3ea - See Issue Tracker id-8 "lnxi-patch-8". 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2072 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2005-10-25 21:31:56 +00:00
Jason Schildt 00e463f730 - See Issue Tracker id-7 "lnxi-patch-7" 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2071 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2005-10-25 21:30:33 +00:00
Jason Schildt bc6281a8fe - See Issue Tracker id-6 "lnxi-patch-6-replacement" 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2070 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2005-10-25 21:28:41 +00:00
Jason Schildt c0d2d78397 - See Issue Tracker id-5 "lnxi-patch-5". 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2069 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2005-10-25 21:26:19 +00:00
Jason Schildt 8b26cab08f - See Issue Tracker id-4 "lnxi-patch-4" 
- In addition:
	modified apic_id lifting to always lift all CPUs.  This may cause problems with older kernels.



git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2068 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2005-10-25 21:24:23 +00:00
Jason Schildt 6a2c09a386 - See Issue Tracker ID-3 "lnxi-patch3" 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2067 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2005-10-25 21:07:34 +00:00
Jason Schildt c9c4dd65ac - Issue Tracker ID-2 "lnxi-patch-2". 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2066 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2005-10-25 21:04:09 +00:00
Greg Watson 4b18e2048f Some compilation issue fix for PPC970 port 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2065 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2005-10-21 00:52:52 +00:00
Greg Watson 8d4edc2fcd changes to support new ppc arch 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2064 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2005-10-20 01:44:21 +00:00
Greg Watson 58cb0bf1df cpu options 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2063 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2005-10-19 22:01:33 +00:00
Greg Watson aa9ef4195a trying to compile... 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2062 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2005-10-19 21:55:47 +00:00
Greg Watson 5fc3aa73eb get include files right 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2061 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2005-10-19 20:32:05 +00:00
Ronald G. Minnich a83620fda3 apache will sort build, but get build errors. 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2060 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2005-10-19 20:03:05 +00:00
Ronald G. Minnich 2f084d4904 initial support for apache. 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2059 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2005-10-19 18:19:26 +00:00
Greg Watson 7d30f2e754 start of 970 port 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2058 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2005-10-19 18:18:10 +00:00
Greg Watson 58b971e799 start of 970 port 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2056 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2005-10-19 18:03:08 +00:00
Ronald G. Minnich 1cf26a8884 We are adding this obsolete, deprecated part to support the momentum 
apache board. We're not filling in all the support, since it appears 
nobody uses this part. If you really need parallel port support, add it. 
We hope to remove this part in future if the only board using it 
moves to a newer part. 


git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2055 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2005-10-19 17:35:18 +00:00
Ronald G. Minnich 20d943d9f9 adding support for dell 1850 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2054 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2005-10-19 17:02:34 +00:00
Jason Schildt ab327a3c08 - Added explanation of device tree enable. 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2052 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2005-10-13 00:44:34 +00:00
Stefan Reinauer 6ab43fcc48 Updating FSF address in the code. 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2051 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2005-10-05 18:17:45 +00:00
Yinghai Lu 5dab7d650f CK804 sata fix 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2050 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2005-10-01 07:32:04 +00:00
Ronald G. Minnich 803719a22d comments mods. THings are working better, so I'm less unhappy with 
this part :-)


git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2049 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2005-09-26 16:48:24 +00:00
Steven J. Magnani a4baa1673e * Added support for "fast" (64-clock) refresh 
* Added code to support remap window for 3 - 4 GB systems
* Fixed premature configuration of true row boundaries that resulted in some sections of DRAM not receiving JEDEC commands (see http://openbios.org/pipermail/linuxbios/2005-June/011752.html).
* Redefined RCOMP_MMIO so that RCOMP registers can be configured on systems where A20M# is asserted.
* Disabled subsystem (vendor) ID configuration
* #ifdef'd out suspicious looking code (see http://openbios.org/pipermail/linuxbios/2005-June/011759.html)
* Added optional run-time checking of dual-channel compatibility of installed DIMMs 
* Move JEDEC SPD and SDRAM definitions into reusable #include files

git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2048 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2005-09-26 13:54:32 +00:00
Ronald G. Minnich 87888630b2 sc520 support -- ethernet works 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2047 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2005-09-23 17:08:58 +00:00
Steven J. Magnani a25120a30f Bug fixes: read all 16 bits of DMA configuration; set up NMI/SERR handling in I/O space not PCI space. Comment out posted-memory-write code that looks to have been mis-inherited. 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2046 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2005-09-21 13:54:18 +00:00
Steven J. Magnani ef79223156 Bug fixes: read all 16 bits of DMA configuration; set up NMI/SERR handling in I/O space not PCI space. Comment out posted-memory-write code that looks to have been mis-inherited. 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2045 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2005-09-21 13:53:44 +00:00
Steven J. Magnani b140d56f63 Bug fix: enable secondary IDE only if enable_b is set. 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2044 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2005-09-21 13:51:30 +00:00
Steven J. Magnani 3cec9c8433 Bug fix: enable secondary IDE only if enable_b is set. 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2043 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2005-09-21 13:51:12 +00:00
Steven J. Magnani b3d2d4d441 Rewrite i82801er_enable to do nothing if device does not have an enable/disable bit. 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2042 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2005-09-21 13:50:38 +00:00
Steven J. Magnani 7557331605 Rewrite i82801dbm_enable to do nothing if device does not have an enable/disable bit. 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2041 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2005-09-21 13:49:44 +00:00
Jonathan McDowell e355b2ac60 Cleanup and add more debug output to EPIA-M auto.c. 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2040 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2005-09-14 16:33:43 +00:00
Jonathan McDowell 1718c4771b Make EPIA-M use CONFIG_TSC. 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2039 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2005-09-14 16:33:10 +00:00
Jonathan McDowell 708743379a Clean up vt8235_early_smbus a bit. 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2038 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2005-09-14 16:18:30 +00:00
Steven J. Magnani 85793c2b3f Rename Intel 82801CA constants. 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2037 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2005-09-14 15:40:07 +00:00
Steven J. Magnani 706aed8eb9 Initial revision. 
Based on i82801er and LB v1 code.

git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2036 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2005-09-14 15:34:03 +00:00
Steven J. Magnani 09e4ef6702 Cleanup. Only functional change is to drop hard-coding of vendor/subsystem ID. 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2035 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2005-09-14 13:56:25 +00:00
Steven J. Magnani eb065f0620 Add some P64H2-specific definitions, remove some generic PCI ones. 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2034 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2005-09-14 13:55:41 +00:00
Steven J. Magnani af0cf12eff Initial revision. 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2033 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2005-09-14 13:54:32 +00:00
Steven J. Magnani eccc357ea0 Abort cpu_initialize if we detect that we've lost a race. 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2032 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2005-09-14 13:53:45 +00:00
Steven J. Magnani 059182cc4f Print a failure message if a sibling CPU fails to start. 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2031 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2005-09-14 13:52:06 +00:00
Steven J. Magnani 0b1a5a4a92 Initial support for Intel XE7501DEVKIT. 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2030 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2005-09-14 13:49:04 +00:00
Steven J. Magnani 71ad2f48c5 Moved E7501-specific definitions here from raminit. 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2028 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2005-09-13 14:56:44 +00:00
Steven J. Magnani 61764f45dc Initial revision. 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2027 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2005-09-13 14:54:25 +00:00
Steven J. Magnani e91619ac05 Initial revision. 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2026 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2005-09-12 18:55:23 +00:00
Steven J. Magnani 8cbc4751d1 Don't write to CMOS when HAVE_OPTION_TABLE = 0. 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2025 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2005-09-12 18:43:27 +00:00
Steven J. Magnani d94e1d6e9d Relocate the GDT to reserved memory, so it won't get clobbered by elfboot(), etc. 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2024 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2005-09-12 18:41:30 +00:00
Steven J. Magnani 9b945c7cd8 Attempt to make comments more descriptive. 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2023 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2005-09-12 18:40:00 +00:00
Steven J. Magnani a7c70bcb3a Fix hang during secondary CPU sibling init caused by nested spinlocks. 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2022 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2005-09-12 18:38:10 +00:00
Ronald G. Minnich e50570112f sc520 now builds fine. On to testing. 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2021 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2005-09-12 15:20:28 +00:00
Ronald G. Minnich e118a047b9 moved to include/cpu/amd/sc520.h 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2020 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2005-09-12 13:43:59 +00:00
Ronald G. Minnich 64473580ff added include file for sc520 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2019 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2005-09-12 13:42:56 +00:00
Ronald G. Minnich c06ca3af71 updated to new svn repo 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2018 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2005-09-12 13:42:12 +00:00
Ronald G. Minnich ccf52a92f4 updating to working version from my pre-svn repo. 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2017 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2005-09-12 13:40:10 +00:00
Steven J. Magnani 9a83c99bb9 Modifications for building LinuxBIOS under cygwin. 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2015 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2005-09-09 20:06:21 +00:00
Steven J. Magnani 740bb2a8ed Correct transposed arguments in pnp_set_drq(). 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2013 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2005-09-09 20:02:52 +00:00
Stefan Reinauer 246ae2129e simplify code 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2012 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2005-09-08 17:17:25 +00:00
Jonathan McDowell afa190e046 Add VIA C3 Nehemiah CPUID, as reported by Doug Bell. 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2011 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2005-09-05 09:30:01 +00:00
Jonathan McDowell ded1368b1a Crude fixup of config files currently non parsable by buildtarget. 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2010 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2005-08-29 09:54:25 +00:00
Hamish Guthrie e251c42197 Changed udelay in delay_tsc to be more be more considerate of single 
processor environments.


git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2009 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2005-08-17 04:48:17 +00:00
Li-Ta Lo 3d291aa6a2 more removal for obsolete VGABIOS support 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2008 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2005-08-10 22:51:55 +00:00
Li-Ta Lo bd7a304bc7 remove obsolete VGA support for EPIA 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2007 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2005-08-10 22:44:30 +00:00
Jason Schildt 043b409904 Undoing all HDAMA commits from LNXI from r2005->2003 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2006 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2005-08-10 15:16:44 +00:00
Jason Schildt 6e44b422b3 - Merge from linuxbios-lnxi (Linux Networx repository) up to public tree. 
- Special version for HDAMA rev G with 33Mhz test and reboot out.
        - Support for CPU rev E, dual core, memory hoisting,
        - corrected an SST flashing problem. Kernel bug work around (NUMA)
        - added a Kernel bug work around for assigning CPU's to memory.

 r2@gog:  svnadmin | 2005-08-03 08:47:54 -0600
 Create local LNXI branch
 r1110@gog:  jschildt | 2005-08-09 10:35:51 -0600
 - Merge from Tom Zimmerman's additions to the hdama code for dual core
   and 33Mhz fix.
 
 
 r1111@gog:  jschildt | 2005-08-09 11:07:11 -0600
 Stable Release tag for HDAMA-1.1.8.10 and HDAMA-1.1.8.10LANL
 r1112@gog:  jschildt | 2005-08-09 15:09:32 -0600
 - temporarily removing hdama tag to update to public repository.  Will
   reset tag after update.
 
 


git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2004 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2005-08-09 21:53:07 +00:00
Jonathan McDowell dc2454eb94 Clean up vt1211 SuperIO support and make the EPIA-M config use it. 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2003 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2005-08-08 08:16:23 +00:00
Jonathan McDowell 1950783e00 Fix up the VT8623 northbridge support. 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2002 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2005-08-08 08:15:22 +00:00
Jonathan McDowell 885b267594 Fixup the EPIA-M motherboard config to use the new VT8235 setup. 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2001 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2005-08-08 08:14:34 +00:00
Jonathan McDowell 53365f511d Tidy + compile fixup VT8235 southbridge support. 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2000 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2005-08-08 07:59:15 +00:00
Jonathan McDowell 8bb8970716 Fixup EPIA-M config file so it's actually parsable by buildtarget. 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@1999 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2005-08-08 07:52:20 +00:00
Stefan Reinauer ce8cba4d04 reclone ts5300 from digitallogic sc520 board 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@1997 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2005-08-06 22:37:26 +00:00
arch import user (historical) cad91fdd79 more khepri cleanups. 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@1994 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2005-08-05 18:55:52 +00:00
arch import user (historical) 19ae9403c2 cleanup of khepri target 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@1993 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2005-08-05 18:53:31 +00:00
arch import user (historical) 2bef9a960a small update 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@1992 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2005-08-05 18:41:38 +00:00
arch import user (historical) 0de60ee334 remove description of obsolete, already dropped patch. 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@1991 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2005-08-05 18:34:33 +00:00
Li-Ta Lo 09952c1970 move x86 CAR related stuff to arch/i386/Config.lb 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@1987 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2005-07-26 18:27:13 +00:00
Li-Ta Lo 1748bf28a7 Added IBM e326 support. VGA works too. 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@1986 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2005-07-26 16:39:42 +00:00
Greg Watson dd1505dae7 backed out 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@1985 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2005-07-20 18:33:21 +00:00
Greg Watson 78e0b0edf4 Updated ep405pc to latest config system. 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@1984 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2005-07-20 18:28:12 +00:00
Yinghai Lu 304f24c2d2 missed cache_as_ram_auto.c 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@1983 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2005-07-08 02:56:47 +00:00
Yinghai Lu 13f1c2af8b eric patch 
1. x86_setup_mtrr take address bit.
        2. generic ht, pcix, pcie beidge...
        3. scan bus and reset_bus
        4. ht read ctrl to decide if the ht chain
           is ready
        5. Intel e7520 and e7525 support
        6. new ich5r support
        7. intel sb 6300 support.

yhlu patch
	1. split x86_setup_mtrrs to fixed and var
	2. if (resource->flags & IORESOURCE_FIXED ) return; in device.c pick_largest_resource
	3. in_conherent.c K8_SCAN_PCI_BUS


git-svn-id: svn://svn.coreboot.org/coreboot/trunk@1982 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2005-07-08 02:49:49 +00:00
Li-Ta Lo 14cde9e96a add ibm e326 support, basically it is the same as e325 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@1981 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2005-07-07 21:31:50 +00:00
arch import user (historical) fb07bf4aca Revision: linuxbios@linuxbios.org--devel/freebios--devel--2.0--patch-62 
Creator:  Yinghai Lu <yhlu@tyan.com>

add eswar code in intel car to disable Hyperthreading


git-svn-id: svn://svn.coreboot.org/coreboot/trunk@1980 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2005-07-06 18:17:43 +00:00
arch import user (historical) 59140ccdf3 Revision: linuxbios@linuxbios.org--devel/freebios--devel--2.0--patch-61 
Creator:  Yinghai Lu <yhlu@tyan.com>

write_pirq_routing_table for x86


git-svn-id: svn://svn.coreboot.org/coreboot/trunk@1979 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2005-07-06 18:17:35 +00:00
arch import user (historical) 80e3d96d0a Revision: linuxbios@linuxbios.org--devel/freebios--devel--2.0--patch-60 
Creator:  Li-Ta Lo <ollie@lanl.gov>

More Via EPIA 

more via epia stuff, including the trival but fatal bug in auto.c


git-svn-id: svn://svn.coreboot.org/coreboot/trunk@1978 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2005-07-06 18:17:33 +00:00
arch import user (historical) f642a4795a Revision: linuxbios@linuxbios.org--devel/freebios--devel--2.0--patch-59 
Creator:  Li-Ta Lo <ollie@lanl.gov>

S4880 mainboard Config.lb

Comment in the Config.lb shoud be '#' rather than the C++ '//'.


git-svn-id: svn://svn.coreboot.org/coreboot/trunk@1977 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2005-07-06 18:17:30 +00:00
arch import user (historical) b9a0e03a68 Revision: linuxbios@linuxbios.org--devel/freebios--devel--2.0--patch-58 
Creator:  Li-Ta Lo <ollie@lanl.gov>

auto.c and failover.c

convert mainboard auto.c and failover.c to post DOM era


git-svn-id: svn://svn.coreboot.org/coreboot/trunk@1976 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2005-07-06 18:17:28 +00:00
arch import user (historical) a4b26d77e2 Revision: linuxbios@linuxbios.org--devel/freebios--devel--2.0--patch-57 
Creator:  Li-Ta Lo <ollie@lanl.gov>

shit

put "use CONFIG_USE_INIT" in the global Config.lb


git-svn-id: svn://svn.coreboot.org/coreboot/trunk@1975 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2005-07-06 18:17:26 +00:00
arch import user (historical) 7dec0f9ac3 Revision: linuxbios@linuxbios.org--devel/freebios--devel--2.0--patch-56 
Creator:  Yinghai Lu <yhlu@tyan.com>

remove junk in s2885 cache_as_ram_auto.c 


git-svn-id: svn://svn.coreboot.org/coreboot/trunk@1974 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2005-07-06 18:17:06 +00:00
arch import user (historical) eec65a6938 cleanup due to failing tla-svn-sync 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@1972 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2005-07-06 18:09:13 +00:00
arch import user (historical) 4d8620eecb Revision: linuxbios@linuxbios.org--devel/freebios--devel--2.0--patch-55 
Creator:  Yinghai Lu <yhlu@tyan.com>

intel car to x86 car


git-svn-id: svn://svn.coreboot.org/coreboot/trunk@1971 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2005-07-06 17:23:57 +00:00
arch import user (historical) 54d6b08f01 Revision: linuxbios@linuxbios.org--devel/freebios--devel--2.0--patch-54 
Creator:  Ronald G. Minnich <rminnich@lanl.gov>


git-svn-id: svn://svn.coreboot.org/coreboot/trunk@1970 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2005-07-06 17:17:41 +00:00
arch import user (historical) 93cabf12d1 Revision: linuxbios@linuxbios.org--devel/freebios--devel--2.0--patch-53 
Creator:  Yinghai Lu <yhlu@tyan.com>

more safe stack in ram for cache_as_ram


git-svn-id: svn://svn.coreboot.org/coreboot/trunk@1969 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2005-07-06 17:17:39 +00:00
arch import user (historical) c5d9e3b6dd Revision: linuxbios@linuxbios.org--devel/freebios--devel--2.0--patch-52 
Creator:  Yinghai Lu <yhlu@tyan.com>

USE_DCACHE_RAM instead of CONFIG_DCACHE_RAM in raminit.c 


git-svn-id: svn://svn.coreboot.org/coreboot/trunk@1968 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2005-07-06 17:17:37 +00:00
arch import user (historical) 6ca7636c8f Revision: linuxbios@linuxbios.org--devel/freebios--devel--2.0--patch-51 
Creator:  Yinghai Lu <yhlu@tyan.com>

cache_as_ram for AMD and some intel


git-svn-id: svn://svn.coreboot.org/coreboot/trunk@1967 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2005-07-06 17:17:25 +00:00
arch import user (historical) b2ed53dd56 Revision: linuxbios@linuxbios.org--devel/freebios--devel--2.0--patch-50 
Creator:  Ronald G. Minnich <rminnich@lanl.gov>

This now boots to the point of passing the memory test in auto.c. But: we still don't have it working after the "Jumping to LinuxBIOS" step


git-svn-id: svn://svn.coreboot.org/coreboot/trunk@1966 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2005-07-06 17:16:23 +00:00
arch import user (historical) 69c79d232e Revision: linuxbios@linuxbios.org--devel/freebios--devel--2.0--patch-49 
Creator:  Ronald G. Minnich <rminnich@lanl.gov>

this is a version that  does not fail, but memory is still not up


git-svn-id: svn://svn.coreboot.org/coreboot/trunk@1965 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2005-07-06 17:16:21 +00:00
arch import user (historical) 9a796d1ffb Revision: linuxbios@linuxbios.org--devel/freebios--devel--2.0--patch-48 
Creator:  Ronald G. Minnich <rminnich@lanl.gov>


git-svn-id: svn://svn.coreboot.org/coreboot/trunk@1964 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2005-07-06 17:16:19 +00:00
arch import user (historical) 897c78bd15 Revision: linuxbios@linuxbios.org--devel/freebios--devel--2.0--patch-47 
Creator:  Ronald G. Minnich <rminnich@lanl.gov>


git-svn-id: svn://svn.coreboot.org/coreboot/trunk@1963 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2005-07-06 17:16:15 +00:00
arch import user (historical) 52871c4ad5 Revision: linuxbios@linuxbios.org--devel/freebios--devel--2.0--patch-46 
Creator:  Ronald G. Minnich <rminnich@lanl.gov>

sc520 fails after NOP


git-svn-id: svn://svn.coreboot.org/coreboot/trunk@1962 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2005-07-06 17:16:13 +00:00
arch import user (historical) c9e2af9ce6 Revision: linuxbios@linuxbios.org--devel/freebios--devel--2.0--patch-45 
Creator:  Ronald G. Minnich <rminnich@lanl.gov>


git-svn-id: svn://svn.coreboot.org/coreboot/trunk@1961 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2005-07-06 17:16:11 +00:00
arch import user (historical) dc81118570 Revision: linuxbios@linuxbios.org--devel/freebios--devel--2.0--patch-44 
Creator:  Li-Ta Lo <ollie@lanl.gov>

Correct VGA support

Make the VGA support for both VGA and no VGA cases.


git-svn-id: svn://svn.coreboot.org/coreboot/trunk@1960 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2005-07-06 17:16:09 +00:00
arch import user (historical) 785b1b6e99 Revision: linuxbios@linuxbios.org--devel/freebios--devel--2.0--patch-43 
Creator:  Li-Ta Lo <ollie@lanl.gov>

Cosmetic

Cosmetic code reformatting and message output


git-svn-id: svn://svn.coreboot.org/coreboot/trunk@1959 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2005-07-06 17:16:07 +00:00
arch import user (historical) fd0f828412 Revision: linuxbios@linuxbios.org--devel/freebios--devel--2.0--patch-42 
Creator:  Li-Ta Lo <ollie@lanl.gov>

missing commit for emulator update

Which one is more stupid? TLA or me?


git-svn-id: svn://svn.coreboot.org/coreboot/trunk@1958 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2005-07-06 17:16:05 +00:00
arch import user (historical) 8fb9a5ae3b Revision: linuxbios@linuxbios.org--devel/freebios--devel--2.0--patch-41 
Creator:  Li-Ta Lo <ollie@lanl.gov>

Onboard VGA for HDAMA

Added onboard VGA support for Arima/HDAMA


git-svn-id: svn://svn.coreboot.org/coreboot/trunk@1957 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2005-07-06 17:16:03 +00:00
arch import user (historical) 6c9dbc1a04 Revision: linuxbios@linuxbios.org--devel/freebios--devel--2.0--patch-40 
Creator:  Li-Ta Lo <ollie@lanl.gov>

ibm e325 

Bring imb e325 to post device object model era


git-svn-id: svn://svn.coreboot.org/coreboot/trunk@1956 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2005-07-06 17:16:00 +00:00
arch import user (historical) 34120d1b4f Revision: linuxbios@linuxbios.org--devel/freebios--devel--2.0--patch-39 
Creator:  Li-Ta Lo <ollie@lanl.gov>

TLA sucks again

This is the third time I try to commit only the emulator changes.
I hope this patch contains the emulator changes only.


git-svn-id: svn://svn.coreboot.org/coreboot/trunk@1955 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2005-07-06 17:15:57 +00:00
arch import user (historical) 1c8cd59f3c Revision: linuxbios@linuxbios.org--devel/freebios--devel--2.0--patch-38 
Creator:  Li-Ta Lo <ollie@lanl.gov>

emulator update

x96emu update from Paulo


git-svn-id: svn://svn.coreboot.org/coreboot/trunk@1954 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2005-07-06 17:15:54 +00:00
arch import user (historical) 7e5fbd6fc0 Revision: linuxbios@linuxbios.org--devel/freebios--devel--2.0--patch-37 
Creator:  Li-Ta Lo <ollie@lanl.gov>
TLA is really diffcult to use. How am I going to
roll back my last commit ?


git-svn-id: svn://svn.coreboot.org/coreboot/trunk@1953 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2005-07-06 17:15:52 +00:00
arch import user (historical) acfaeceffd Revision: linuxbios@linuxbios.org--devel/freebios--devel--2.0--patch-36 
Creator:  Li-Ta Lo <ollie@lanl.gov>

emulator update

Correction to the reduce emulator from Paulo


git-svn-id: svn://svn.coreboot.org/coreboot/trunk@1952 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2005-07-06 17:15:48 +00:00
arch import user (historical) 9c3f37cb5f Revision: linuxbios@linuxbios.org--devel/freebios--devel--2.0--patch-35 
Creator:  Yinghai Lu <yhlu@tyan.com>

s2881 dual core config


git-svn-id: svn://svn.coreboot.org/coreboot/trunk@1951 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2005-07-06 17:15:46 +00:00
arch import user (historical) ef03afa405 Revision: linuxbios@linuxbios.org--devel/freebios--devel--2.0--patch-34 
Creator:  Yinghai Lu <yhlu@tyan.com>

AMD D0/E0 Opteron new mem mapping support, AMD E Opteron mem hole support,AMD K8 Four Ranks DIMM support


git-svn-id: svn://svn.coreboot.org/coreboot/trunk@1950 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2005-07-06 17:15:30 +00:00
arch import user (historical) 014c3e185f Revision: linuxbios@linuxbios.org--devel/freebios--devel--2.0--patch-33 
Creator:  Yinghai Lu <yhlu@tyan.com>

remove lsi/53c1030 in MB Config


git-svn-id: svn://svn.coreboot.org/coreboot/trunk@1949 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2005-07-06 17:14:10 +00:00
arch import user (historical) 056d6195d8 Revision: linuxbios@linuxbios.org--devel/freebios--devel--2.0--patch-32 
Creator:  Yinghai Lu <yhlu@tyan.com>

set CK804 nic mac addr in MMIO instead of pci config


git-svn-id: svn://svn.coreboot.org/coreboot/trunk@1948 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2005-07-06 17:14:08 +00:00
arch import user (historical) a07e6ded1c Revision: linuxbios@linuxbios.org--devel/freebios--devel--2.0--patch-31 
Creator:  Yinghai Lu <yhlu@tyan.com>

nvidia onboard lan support


git-svn-id: svn://svn.coreboot.org/coreboot/trunk@1947 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2005-07-06 17:14:06 +00:00
arch import user (historical) 98d0d30f6b Revision: linuxbios@linuxbios.org--devel/freebios--devel--2.0--patch-30 
Creator:  Yinghai Lu <yhlu@tyan.com>

Nvidia Ck804 support


git-svn-id: svn://svn.coreboot.org/coreboot/trunk@1946 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2005-07-06 17:13:46 +00:00
arch import user (historical) 577f185d38 Revision: linuxbios@linuxbios.org--devel/freebios--devel--2.0--patch-29 
Creator:  Hamish Guthrie <hamish@prodigi.ch>

Added NSC pc97317 super-io and added fill character option to config/Options.lb to speed up flash programming


git-svn-id: svn://svn.coreboot.org/coreboot/trunk@1945 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2005-07-06 17:11:02 +00:00
arch import user (historical) c46ce1373c Revision: linuxbios@linuxbios.org--devel/freebios--devel--2.0--patch-27 
Creator:  Hamish Guthrie <hamish@prodigi.ch>

Added GX1 cpu files


git-svn-id: svn://svn.coreboot.org/coreboot/trunk@1943 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2005-07-06 17:09:21 +00:00
arch import user (historical) d24d6993b6 Revision: linuxbios@linuxbios.org--devel/freebios--devel--2.0--patch-26 
Creator:  Hamish Guthrie <hamish@prodigi.ch>

Added AMD GX1 northbridge and cs5530 Southbridge


git-svn-id: svn://svn.coreboot.org/coreboot/trunk@1942 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2005-07-06 17:06:46 +00:00
arch import user (historical) 4e83d70a43 Revision: linuxbios@linuxbios.org--devel/freebios--devel--2.0--patch-25 
Creator:  Hamish Guthrie <hamish@prodigi.ch>

Adds a tree for the Eaglelion mainboard. This board has an AMD GX1 processor in a typical Mini-ATX format with a few ISA and PCI slots.


git-svn-id: svn://svn.coreboot.org/coreboot/trunk@1941 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2005-07-06 17:04:01 +00:00
arch import user (historical) b47a4d3347 Revision: linuxbios@linuxbios.org--devel/freebios--devel--2.0--patch-24 
Creator:  Yinghai Lu <yhlu@tyan.com>

AMD MB IDE enable in Config.lb 


git-svn-id: svn://svn.coreboot.org/coreboot/trunk@1940 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2005-07-06 17:03:05 +00:00
arch import user (historical) 0b78ea7a28 Revision: linuxbios@linuxbios.org--devel/freebios--devel--2.0--patch-23 
Creator:  Ronald G. Minnich <rminnich@lanl.gov>

add in stepan's raminit code for the sc520


git-svn-id: svn://svn.coreboot.org/coreboot/trunk@1939 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2005-07-06 17:03:03 +00:00
arch import user (historical) 4a39e0b67c Revision: linuxbios@linuxbios.org--devel/freebios--devel--2.0--patch-22 
Creator:  Ronald G. Minnich <rminnich@lanl.gov>


git-svn-id: svn://svn.coreboot.org/coreboot/trunk@1938 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2005-07-06 17:03:01 +00:00
arch import user (historical) 708023cdea Revision: linuxbios@linuxbios.org--devel/freebios--devel--2.0--patch-19 
Creator:  Ronald G. Minnich <rminnich@lanl.gov>


git-svn-id: svn://svn.coreboot.org/coreboot/trunk@1935 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2005-07-06 17:00:18 +00:00
arch import user (historical) c8c720a801 Revision: linuxbios@linuxbios.org--devel/freebios--devel--2.0--patch-16 
Creator:  Ronald G. Minnich <rminnich@lanl.gov>

add cpu directory and files for sc520


git-svn-id: svn://svn.coreboot.org/coreboot/trunk@1934 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2005-07-06 16:59:18 +00:00
arch import user (historical) 613c72abc4 Revision: linuxbios@linuxbios.org--devel/freebios--devel--2.0--patch-15 
Creator:  Ronald G. Minnich <rminnich@lanl.gov>


git-svn-id: svn://svn.coreboot.org/coreboot/trunk@1933 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2005-07-06 16:58:30 +00:00
arch import user (historical) 0a864f51a7 Revision: linuxbios@linuxbios.org--devel/freebios--devel--2.0--patch-14 
Creator:  Ronald G. Minnich <rminnich@lanl.gov>

add console options to via/epia/Options.lb


git-svn-id: svn://svn.coreboot.org/coreboot/trunk@1932 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2005-07-06 16:58:28 +00:00
arch import user (historical) 9a2893fd9d Revision: linuxbios@linuxbios.org--devel/freebios--devel--2.0--patch-13 
Creator:  Li-Ta Lo <ollie@lanl.gov>

trival test commit

This is my first tla commit


git-svn-id: svn://svn.coreboot.org/coreboot/trunk@1931 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2005-07-06 16:58:26 +00:00
arch import user (historical) 2305364397 Revision: linuxbios@linuxbios.org--devel/freebios--devel--2.0--patch-10 
Creator:  Yinghai Lu <yhlu@tyan.com>

pci_rom.h  smbus device parent device print


git-svn-id: svn://svn.coreboot.org/coreboot/trunk@1929 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2005-07-06 16:49:59 +00:00
arch import user (historical) ca0084ef9b Revision: linuxbios@linuxbios.org--devel/freebios--devel--2.0--patch-9 
Creator:  Yinghai Lu <yhlu@tyan.com>

rm tyan VERSION


git-svn-id: svn://svn.coreboot.org/coreboot/trunk@1928 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2005-07-06 16:49:56 +00:00
arch import user (historical) 0093e36d9b Revision: linuxbios@linuxbios.org--devel/freebios--devel--2.0--patch-8 
Creator:  Yinghai Lu <yhlu@tyan.com>


git-svn-id: svn://svn.coreboot.org/coreboot/trunk@1927 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2005-07-06 16:49:54 +00:00
arch import user (historical) 72c3b053d8 Revision: linuxbios@linuxbios.org--devel/freebios--devel--2.0--patch-7 
Creator:  Yinghai Lu <yhlu@tyan.com>

ide_enable in MB Config and jmp_auto ( it will make start in the 64k boundary) 


git-svn-id: svn://svn.coreboot.org/coreboot/trunk@1926 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2005-07-06 16:49:52 +00:00
arch import user (historical) fd60674258 Revision: linuxbios@linuxbios.org--devel/freebios--devel--2.0--patch-6 
Creator:  Stefan Reinauer <stepan@openbios.org>

fix dram initialization on island/aruma

Never trust the specs. :-) I messed the different
cpu numbering notations up before. This makes my
wrong 8x patch obsolete as well.


git-svn-id: svn://svn.coreboot.org/coreboot/trunk@1925 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2005-07-06 16:49:50 +00:00
arch import user (historical) bc5be47919 Revision: linuxbios@linuxbios.org--devel/freebios--devel--2.0--patch-4 
Creator:  Eric Biederman <ebiederman@lnxi.com>


git-svn-id: svn://svn.coreboot.org/coreboot/trunk@1923 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2005-07-06 16:48:04 +00:00
arch import user (historical) 4966de81c3 Revision: linuxbios@linuxbios.org--devel/freebios--devel--2.0--patch-3 
Creator:  Eric Biederman <ebiederman@lnxi.com>

Add read[bwl] write[bwl] to arch/io.h for i386

A pending patch requires needs this and ppc already has them
so it is a good idea to implement them :)

I don't know why this was not implemented earlier.


git-svn-id: svn://svn.coreboot.org/coreboot/trunk@1922 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2005-07-06 16:48:02 +00:00
arch import user (historical) 3f8eb7a072 Revision: linuxbios@linuxbios.org--devel/freebios--devel--2.0--patch-2 
Creator:  Eric Biederman <ebiederman@lnxi.com>

Bump the version number with the switch to arch

I need an arch test case so bumped the version number.


git-svn-id: svn://svn.coreboot.org/coreboot/trunk@1921 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2005-07-06 16:48:00 +00:00
Li-Ta Lo 6c4c07d4b3 fixed a bug cause failure on some expensive VGA cards 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@1918 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2005-03-04 22:08:55 +00:00
Li-Ta Lo be977a14d1 some comment in ACPI table 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@1917 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2005-03-04 22:03:07 +00:00
Stefan Reinauer ef5c64cca5 simplify 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@1916 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2005-02-13 22:42:14 +00:00
Yinghai Lu 1f9f34228a move apic before nb 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@1915 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2005-02-09 17:34:55 +00:00
Stefan Reinauer 8ca78760c7 add cross compiling for abuild.sh 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@1913 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2005-02-08 11:55:42 +00:00
Stefan Reinauer e943fdb178 * fix build without patches. 
* create vital ACPI information from the linuxbios device tree.
* pass linuxbios information into dsdt.


git-svn-id: svn://svn.coreboot.org/coreboot/trunk@1911 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2005-02-08 09:35:19 +00:00
Stefan Reinauer df08a1d196 generous iteration on the device tree removed. 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@1910 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2005-02-08 09:29:19 +00:00
Stefan Reinauer e30042da3e fix comment 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@1909 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2005-02-08 09:11:40 +00:00
Yinghai Lu 55ba88da9e *** empty log message *** 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@1908 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2005-02-03 05:35:32 +00:00
Stefan Reinauer aabf7f93b3 make debugging a bit more useful 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@1907 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2005-02-02 15:17:51 +00:00
Stefan Reinauer d4b24ceedb add patches that were rejected in discussion in case they are still needed 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@1906 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2005-02-02 15:08:23 +00:00
Stefan Reinauer fc4dda703b new port: island aruma 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@1905 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2005-02-02 15:03:37 +00:00
Yinghai Lu 4d909049bc 8 ways works now 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@1904 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2005-02-01 01:22:57 +00:00
Yinghai Lu 6360187e9e spare one more mtrr 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@1903 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2005-01-27 22:48:12 +00:00
Yinghai Lu 830435bb16 coherent.c don't need to read incoherent ht cap 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@1902 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2005-01-27 18:38:10 +00:00
Yinghai Lu 90b3e09e63 comment out ht_setup_link 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@1901 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2005-01-26 22:00:20 +00:00
Yinghai Lu ff8b96ec51 pre_d0 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@1900 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2005-01-26 17:57:34 +00:00
Stefan Reinauer eb2b06bc3f target port may need to checksum 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@1899 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2005-01-26 09:58:49 +00:00
Yinghai Lu 898061220b -Make 1, 2, 4, 6 installed cpu works. 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@1898 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2005-01-25 02:17:44 +00:00
Yinghai Lu 6a2798d28b move apic cluster before pci_domain in MB Config.lb 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@1897 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2005-01-21 22:58:15 +00:00
Yinghai Lu b5d9af4105 move apic cluster before pci_domain in MB Config.lb 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@1896 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2005-01-21 22:02:09 +00:00
Yinghai Lu e324731152 linkb_to_host 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@1895 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2005-01-20 20:41:17 +00:00
Eric Biederman 3f5ef301a7 Fix typo in microcode header file include 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@1894 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2005-01-20 18:37:00 +00:00
Li-Ta Lo d808849a2c removed unused code 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@1893 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2005-01-19 23:21:00 +00:00
Li-Ta Lo bec039cb93 minor reformat 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@1892 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2005-01-19 23:19:26 +00:00
Li-Ta Lo af02157530 add config option for vga 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@1891 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2005-01-19 20:38:09 +00:00
Yinghai Lu 3d60688516 linkb_to_host 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@1890 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2005-01-19 18:09:58 +00:00
Stefan Reinauer 3b809cb830 universal acpi fixes. 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@1888 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2005-01-19 14:13:02 +00:00
Stefan Reinauer dd1a959cb2 more universal acpi code 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@1887 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2005-01-19 14:12:02 +00:00
Stefan Reinauer 777224c7cf - make acpi usable for more than one motherboard. 
- make pirq normal debug a little bit nicer


git-svn-id: svn://svn.coreboot.org/coreboot/trunk@1886 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2005-01-19 14:06:41 +00:00
Yinghai Lu 26b2922f1c linkb_to_host 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@1885 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2005-01-19 01:21:05 +00:00
Stefan Reinauer 4ea158b285 this is obsolete. 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@1883 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2005-01-18 13:26:34 +00:00
Yinghai Lu 54ab3115e3 class code reverse 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@1882 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2005-01-18 03:10:46 +00:00
Yinghai Lu 328852d243 fix reboot broken 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@1881 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2005-01-17 23:47:55 +00:00
Yinghai Lu 1f1085b433 linkb_to_host and addon display card override onboard card. 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@1880 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2005-01-17 21:37:12 +00:00
Yinghai Lu c507e4de73 linkb_to_host 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@1879 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2005-01-17 21:32:36 +00:00
Yinghai Lu 1d6b46060c can not enable cache for ram in auto.c 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@1877 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2005-01-15 04:12:27 +00:00
Stefan Reinauer e562738f8c add vga.h / needed by vga text console. 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@1876 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2005-01-15 00:29:10 +00:00
Yinghai Lu 9e4faef7db CONFIG_PCI_ROM_RUN 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@1875 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2005-01-14 22:04:49 +00:00
Yinghai Lu 688238a50c CONFIG_PCI_ROM_RUN 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@1874 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2005-01-14 21:54:16 +00:00
Yinghai Lu 8e51b8a372 amd version mtrr early 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@1873 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2005-01-14 19:26:52 +00:00
Yinghai Lu 24f542f478 onboard pci_rom second run 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@1872 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2005-01-14 17:17:55 +00:00
Yinghai Lu bcde1618da onboard pci_rom disable onboard 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@1871 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2005-01-14 05:34:09 +00:00
Yinghai Lu d57e756065 onboard pci_rom finally done 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@1870 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2005-01-14 02:59:24 +00:00
Yinghai Lu e1f7c7fe0d ht opt bug 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@1869 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2005-01-13 21:37:29 +00:00
Yinghai Lu 4a1222d50c lift apic id fix 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@1868 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2005-01-13 19:23:24 +00:00
Yinghai Lu c7870ace39 onboard pci_onboard works 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@1867 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2005-01-13 19:14:52 +00:00
Stefan Reinauer e74f91a901 cosmetics. \n is enough here. 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@1866 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2005-01-13 18:58:41 +00:00
Yinghai Lu 6308d58c92 onboard pci_rom 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@1865 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2005-01-13 18:42:22 +00:00
Li-Ta Lo d8ad7df700 fixed a logic bug 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@1864 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2005-01-13 05:51:48 +00:00
Li-Ta Lo bc5399aa6e better embedded ROM support, done blindly 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@1863 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2005-01-13 05:44:16 +00:00
Li-Ta Lo 75f5b559e6 remove #include chip.h 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@1862 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2005-01-13 05:21:27 +00:00
Yinghai Lu 214ea8a9df onboard pci_rom 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@1861 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2005-01-13 03:50:18 +00:00
Yinghai Lu 77cbb99a57 onboard pci_rom 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@1860 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2005-01-13 03:36:38 +00:00
Yinghai Lu c47eeb2cec onboard pci rom 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@1858 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
 2005-01-12 23:58:49 +00:00